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ABSTRACT
In this work, a fast parasitic-aware synthesis approach of CMOS analog and RF circuits is
presented. Traditionally in layout-aware synthesis approaches, the optimization of analog
and RF circuits is attained by two separate stages. The circuit sizing stage which is mostly
implemented by using some evolutionary algorithms along with certain commercial off-
the shelf simulators is followed by layout generation, extraction and verification. This
loop continues until convergence is found. In this thesis, a fast parasitic-aware method,
which considers the circuit performance constraints and layout induced parasitics
simultaneously within a concurrent phase of circuit synthesis by using convex
optimization problem, is proposed. The proposed methodology is used to optimize and
verify the performance of five high performance analog circuits and two RF circuits in
two different CMOS technologies. The synthesis time is found to be under a few seconds
and the experimental results demonstrate the high efficacy of this fast parasitic-aware
synthesis approach.
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1. ][ntroduction
In order to achieve high speed, low power operation, the complementary metal oxide
semiconductor (CMOS) technology is ,;ontinuously scaled. The scaling also enables
designers to obtain a high packing densiry resulting in more chips per wafer. There is a
decrease in the intrinsic device capacitances with scaling which reduces the switching
time, resulting in faster circuit operation [I]. The newer technologies are also less error
prone to fabrication defect [2]. For a 30°;., decrease in technology, the reported reduction
in gate delay is 30%, increase in device density is 200%, and clock frequency increase is
43%, with a 50% decrease in active power dissipation [3]. But technology scaling is also
associated with some drawbacks like impact of parasitics, short channel effect, gate di-
electric tunnelling, heat dissipation, wiring and interconnection problem and packaging
that may degrade the circuit performance. Especially for technologies newer than 32nm,
the parasitic capacitances can drastically affect the circuit performance [4]. Although
some intrinsic capacitance does decrease with the scaling of effective channel length and
width, the extrinsic capacitance like gate to contact capacitance does not decrease
proportionally [1]. Also with technology scaling, interconnects become thinner making
the resistance an issue and closely spaced interconnections with an increase in the
coupling capacitance introduces crosstalk [5]. All these parasitics can have an impact on
delay, current driving capacity and switching time causing degradation to the overall
circuit performance.
Motivation
In newer Silicon on Chip solutions, analog circuits occupy a part of the whole system
along with the digital components. Even though, usually the portion containing analog
circuitry is smaller than the digital one, the design of the analog part works as the
bottleneck of the whole system design. The digital domain enjoys the mature hardware
description language like VHDL or Veri log which makes it easy to automate the process.
But automation of analog circuits is far from perfect. The analog circuit dcsign is a
creative and intuitive process and requires a clear understanding of the circuit
components, their inter-relation and matching. Because the design is knowledge intensive
and complex in nature, it is hard to find a single process that can solve all the analog
requirements.
There are several approaches undertaken by the designers to automate the analog circuit
synthesis process. Their design process can be broadly divided into several categories like
• Simulated Annealing: that either uses some numerical cost functions or circuit
level simulation for verification [6]. The process is statistical and heuristic in
nature and obtaining the solution is a tedious process.
• Topology Based Synthesis: that generates topology from basic building blocks
and considering the tradeoffs betwe:en blocks, optimizes the selection [7].
• Sub-circuit Based Synthesis: that breaks down to smaller circuit components and
structural constraints are developed for each sub-circuit to facilitate iterative steps
to linearize the constraints r8].
Alongside the circuit sizing phase, sevtTaI methods have been applied to include the
layout induced parasitic effect during circuit synthesis. More details of some of the
approaches are elaborated in Chapter 3.
Most of the traditional approaches are based on some sort of evolutionary algorithm and
cost function evaluation that demands a high computational cost without any definite
guarantee of convergence. The work in this thesis targets to solve this problem by
automating the analog circuit synthesis, which can attain a very fast convergence and
considers parasitics inside the circuit sizing phase. The details of the proposed
methodology are also given in Chapter 3 and the formulation is given in the subsequent
chapters.
Organization of the Thesis
The thesis is organized as follows. Chapter I gives a brief introduction of the problems of
analog circuit synthesis and the importancl~ of adding parasitics into circuit synthesis.
Chapter 2 includes test cases to point out the effects of parasitics on two dynamic
comparator structures which are the L,~wis-Gray Structure and the Differential Pair
Structure and puts emphasis on the importance of considering parasitics during the circuit
sizing.
Chapter 3 discusses some existing layout-aware circuit synthesis methodology and their
advantages and drawbacks. Then, it discusses the proposed parasitic aware synthesis
methodology in detail. The proposed parasitic aware synthesis methodology is compared
with the existing methodologies and the advantages are shown.
Chapter 4 contains the detailed design, optimization and verification of thrce CMOS
Operational Amplifier structures to demonstrate the applicability of the proposed
methodology on high performance analog circuit.
Chapter 5 continues to apply the methodology by optimizing a gain based CMOS Analog
Comparator and another latch based C'v10S Dynamic Comparator and verifies the
solution in Cadence simulation.
Chapter 6 contains the design of a Low Noise Amplifier (LNA) and a Cross Coupled LC
Oscillator showing the effectivcncss of the proposed methodology on RF circuits.
Finally, chapter 7 draws conclusions and discusses the future scope of this work.
2. Effect of Parasitics on Analog Circuit: Case Study
In this chapter, the significance of proper transistor sizing and the effect of the presence
of parasitics at different nodes of analog circuits are examined, to understand the
importance of proper circuit synthesis and inclusion of parasitic components inside the
circuit synthesis phase. Two dynamic comparator structures namely Lewis-Gray structure
[9] and Differential pair structure [10] were chosen to scrutinize the effect of parasitics on
analog circuits because dynamic comparators are expected to be more susceptible to
layout mismatch. For each circuit, changes in transistor width, length and aspect ratio are
made and their performance is observed. Later, parasitic capacitances are put on different
nodes of the two comparator structures that may arise from the layout and the effect is
shown.
Figure I: Dynamic Comparator (Lewis Gray Structure) 191.
2.1. Sizing Effect on Lewis Gray Structure
A common structure of dynamic comparator is the Lewis-Gray structure (also known as
Resistive Divider structure) shown in Figure I. The working principle is explained in
[111· There are two modes of operation, when V'alch= 0, the MOS, M7 and M8 are in cut
off region, whereas the PMOS M9 and MI2 are 0 . So both the differential output
voltage is pre-charged to the supply voltage V"". When, V'ateh = I, the pre-charged output
voltages causes the NMOS M5 and M6 to stay ON, whereas the NMOS M7 and M8 are
turned ON by the high voltage al V'alch. The input and reference voltage of M I, M2, M3,
M4 decide the resistance of each branch and the final differential output voltages and it
stays the same until the comparator is reset by V'(l/ch=O.
2.1.1. Case I: Testing with known transistor size
At the beginning, the circuit behaviour of Lewis-Gray structure is tested in TSMC 0./81.11/1
technology with a cel1ain transistor size. The width of the transistors considered are,
(W)I.2.3.f= 1.451.11/1 and (Wh,6.7.8 = 3.5111/1 and the length, L is made equal to 0.45um. The
two reference voltages, VreJ1 & Vre! are taken as 1.6V and 1.2V respectively. The clock
has a frequency of 10MHz with 1.6V /OV (High/Low). The condition of differential input
of the circuit to detect properly is given in [11] which is,
where WI = W2 = w., and Wa = W, = W3. For any inputs that satisfies the equation, the
positive output V' should go high and the negative output V should go low. The
differential input, VIII" is varied from 0.2-·0.6Vand the other input Vi'" is varied from OJ
to 1.6V. The circuit is simulated and the result is shown in Table I.
The input combinations for which the correct output logic is obtained are shown shaded
inside the Table I. The negative input voltages (VIII") are placed in columns and the
positive input voltages (VIII ') are put in rows and the table shows the logic values of the
corresponding positive (V') and negative output voltages (V). From the table, it is
observed that for lower values of VII1" like 0.2 V, the minimum difference needed between
the two inputs to make the circuit work is at least 0.7 V whereas this difference should be
OAVaccording to the equation (W13=W,j). The reason for this is the negative input which
is below the threshold voltage limits the total current flowing. This condition is satisfied
for higher inputs like 0.5Y and 0.6V, where the gate to source voltage is large enough to
provide sutlicient current for circuit operation.
Table I: Ll'\\isGrayStnu..'lun::C<lscl
2.1.2. Case 11: Reducing the channel length
In this case, the channel length and width of the individual transistors is reduced but the
aspect ratio is kept as constant. The chosen length L is reduced from OASum to 0.3Sum,
and the widths, (W)I.2.V are made 1.lSum. The result is shown in Table 11. From the
table, it is observed that, for the same VII1 - = 0.3 V, the minimum difference increases from
0.6 to 0.7V. The same is noticed throughout the whole input range. Therefore, for this
comparator, reducing the length and keeping the same aspect ratio, results in a need for
higher input voltage difference, to make the circuit work.
10
Table 11: Lewis Gray Structure: Case 11
2.1.3. Case Ill: Increasing aspect ratio
In this case, the aspect ratio is increased by making the initial transistor width, (W)U.3.~
as 1.5um, keeping the length, L same as O.35um. The result is similar to that in Table 11,
which does not change the operating input conditions. So, a little increase in the transistor
aspect ratio is not enough to improve the circuit operating input condition.
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Next, keeping the length L= 0.35um as constant, the device width is increased
incrementally, starting with an initial value ofO.5um and a step size 0.25um and ending at
4um. The negative input voltage, ViII' is taken as 0.3 V in all cases. The result is shown in
Table III up to W=2.75um. From the result, it is seen when W is equal to 2.75um, the
minimum input difference needed reduces from 0.7V(For ViII' = 0.3V, Table 11) to 0.5V.
So it can be concluded that for this circuit increasing the transistor aspect ratio increases
the current flow, which improves the optTating range of the circuit. So proper sizing can
result ina better performance of analog circuits.
Table Ill: LrwisGrayStnortun':Casrlll
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2.2. Sizing Effect on Differential Pair Structure
The same performance analysis is done in STM 90nm technology with the Differential
Pair structure shown in Figure 2. The operation of the differential-pair structure is
explained in detail in chapter 5.
Figure 2: Dynamic Comparator (Differential Pair Structure) 1101.
For the Differential pair circuit, the two reference voltages are taken as Vre!1 = 0.8V and
Vre} = 0.6V. There are two clock sources namely, VIa/chi = 1/0 V (High/Low) with a
frequency of 100Mf-Iz and Vla/ch2 = O.~·/O V (High/Low), again with a frequency of
100Mf-Iz. The clocks have the same phase. The transistors has the following widths,
(W)U3./ = 0.32um and (Who!l = 0.32I1m, (Whs= 0.76um, (Wh12 = 0.32 um, and a
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minimum size length, L= O.lum. The result is shown in Table IV. It is seen from the
result that, for any negative input, Vill_> OJ V, the minimum input difference is constant as
OJv.
Next, the circuit performance is measured by decreasing the length and keeping aspect
ratio constant (like in case 11) and increasing the aspect ratio (like in case Ill). But it
didn't show any difference in the input operating condition up to W = 4um. So, although
the differential pair structure needs lower input difference than the Lewis-Gray structure,
it showed little variance withtransistorsi2.ing.
2.3. Effect of Parasitic Capacitance at Different Nodes:
The effect of parasitic capacitances is tested with both circuit structures. A capacitance of
I fF is put at different nodes of the circuit and the circuit behaviour is examined. The
result for Lewis-Gray structure in TSMC O.J8um technology is shown in Table V. It can
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be seen that, for the added parasitic capacitances of liP to the substrate, at almost all
nodes, the minimum input difference is increased by at least 0.1 V. The output node Vand
the node at d (Figure I) seem to be the most susceptible to the parasitic effects which
shows a 0.2V increase in minimum input difference for VIII - = OAV. On the other hand, a
small 1fF capacitance at the positive output node may reduce the required minimum
difference between the inputs and actually improves the performance. As can be seen
from Table V, for Vj,,-= 0.6V, the minimum input difference between (V,,,' - V,,,-) is OAV
when there is no capacitance added. But if there is a capacitance of IfF present at the
positive output node, it actually decreases the minimum difference needed for the circuit
to operate properly. The reason can be understood from the circuit diagram in Figure I, as
a capacitance at the positive output node, makes the pre-charged voltage at that node,
harder to discharge than the negative output node. So a smaller input difference is
sufficient enough to discharge the negative side and make the comparator decide
correctly.
Table V: Parasitic Effect on Minimnm Inpnt Difference: Lewis Gray Structure
(The dilTcrcllcc between (l'",l)-(I',.,-) is inlhc tab1c, lllcansdatanotavailablc)
No Cap IjFatNodcV+ IjFalNodc V- IjFatNodcc IjFatNodcd
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The same result for the Differential Pair structure in STM 90nl11 technology is shown in
Table VI. It is found that for IfF capacitance at negative output node, V and at node b to
the substrate, the comparator circuit doesn't work at all.
Tablc VI: Parasitic Effcct on Minimum Input Diffcrcncc: Diffcrcntial Pair Structurc
(The dilTcrclll:c bctwccn (1'",-1)-(:',,,-) is in lhl:tablc,-Illl:ansdatanotavailablc)
I'ill- NoCap ljFatNode V+ I.fFatNodel'- 1./1' at Node a I./I'at Nodeb
Doing a parametric sweep reveals that for an input conditions of VII /+ = 0.8V and Vill - =
0.4 V, a capacitance of 0.182fF at the negative output node to the substrate can throw the
circuit out of operation. This capacitance can arise from very little mismatch in the layout
and can result in erroneous result at the output.
To see the possibility of layout induced parasitic mismatch at the output nodes, a
differential pair circuit is used to do post layout simulations in TSMC 90nl11 for two cases,
one with matching floorplan and the oth,~r with unsymmetrical floorplan. In both cases,
the same transistor sizes were taken. The lengths of transistors were taken as the
minimum 0.1 urn and all the transistor widths were taken as 0.33ul11 except for W7 and WB
which were taken as I UI11. This is done in TSMC 90nl11 instead of STM 90nm because
parasitic extraction in STM 90nm is no longer supported by CMC.
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Figure 4: The symmetric Differential Pair Post-layout simulation in TSMC 901111/ for V;,,+=O.8Vand
V;,,-=O.4V
From the Calibre PEX extraction, the total capacitance to the substrate at the positive
output node is found to be 1.0789jF and at the negative output node is O.8741fF. As the
capacitance at the negative output node is less than the positive output node, the
comparator compares correctly, this is in accordance with the Table VI which showed a
small capacitance at the positive output node can actually improve the minimum input
difference required to make the circuit.
Now, the same differential pair design is used to generate another layout with the same
sizing but unsymmetrical placement. The layout is shown in Figure 5.
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It is understood that the asymmetry in device placement was enough to provide a
capacitive mismatch more than 0.1 82fF to throw the circuit out of operation for this input
condition. From the extraction result obtained from Calibre PEX, the total capacitance to
substrate at the positive output node is 0.7963~fF and the total capacitance at the negative
output node is 1.1985fF. So the difference between the two capacitances is 0.4022fF
which is indeed more than the capacitance (0.18~fF), that was found to be able to throw
the circuit out of operation, as observed in the post-layout transient simulation result. This
confirms the sensitivity analysis performed on the schematic that a small capacitance at
the negative output node can cause the circuit give erroneous result.
So it can be concluded that, not only a proper sizing of the transistors is important for
obtaining acceptable performance of an analog circuit, the layout induced effects that can
arise from any possible mismatch also needs to be considered for proper circuit operation.
2.4. Summary
In this chapter the effect of circuit synthesis and layout parasitics with two dynamic
comparator circuits in two different technologics is investigated. The simulation obtained
shows improvement in circuit operating ranges after circuit sizing. The parasitic
capacitance effect showed more obvious effect, as the Differential Pair structure became
non-operational for a small added parasitic capacitance. Because in newer CMOS
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technologies, the contribution of the parasitic capacitance is more prominent due to the
fringe and coupling capacitances, it is very important to take into account the parasitic
effects during the phase of circuit synthesis. A fast and accurate parasitic aware synthesis
method can counteract to the parasitic effects seen in high performance analog circuits.
In the following chapter, the traditional parasitic-aware synthesis along with some
prevailing parasitic-aware synthesis approaches for circuit synthesis is reviewed. Then the
proposed fast parasitic aware synthesis methodology in this thesis is presented with detail.
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3. Parasiti.c-Aware Synthesis
3.1. Traditional Approaches
In a traditional layout-oriented synthesis process, the circuit sizing and optimization is
done in two independent steps embedded inside a loop [12]. The loop continues until the
desired performance is found. The circuit is first sized for given specification (front-end).
The layout is obtained from the sized circuit (back-end). Then the parasitics are extracted
from the layout and a netlist is created. Using that netlist the circuit performance is
evaluated and the result is used to determine whether to terminate the process or to
continue the loop. The process is given at the following flow chart in Figure 7.
1,.Tectnok)gy)
Figure 7: Traditional Approadl for Layoul Aware Synthesis 1121.
In their proposed design, the authors at [1:1] proposed a knowledge based method using a
tool called COMDIJ\C, which uses equations already defined from detailed knowledge of
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the circuit. It uses the layout infonnation during circuit sizing phase. The flow is
presented in Figure 8. The sizing is based on trial and error and there is no demarcated
terminating factor which determines how long it might take to converge. At each step, the
layout tool is called even for multiple times to give the parasitic estimation based on the
different constraints given to the layout tool. The circuit sizing responds to the parasitics
by changing the transistor size and the process keeps running until there is no change in
parasitics. So the transistor sizing and parasitic estimation still stays as a self-governing
step. There is no guarantee that the loop will terminate because for even small change in
sizing, the parasitics can deviate in newer CMOS processes. This is because as the
technology scales, interconnects are more closely spaced and fringe capacitance
contribution which is not linear to predict, becomes more significant as the size gets
smaller.
~
FigureS: Layoul-oriel11ed synthesis proposed i111121.
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In [13], another layout aware circuit symhesis process is proposed. For the circuit sizing
part a genetic algorithm namely Diff~rential Evolution is employed using a pre-
formulated cost function that is generated using a circuit level simulator. Once the cost
functions are found, they are used in numerical simulation on the right side instead of
using device level simulation. Afterwards the layout generation uses a module generator
for basic devices to generate the layout. It is only different to the traditional approach by
using the generated cost functions to evaluate circuit performance instead of device level
simulation and using module generator instead of layout generation and extraction. There
is no guarantee that the system will find the global solution. The authors recommend
using this to get an approximate result and then rectifying it by simulation. I-Iow the
simulation will fine tune the circuit sizing is unknown as it also will need accuratc layout
information. Their flow is given in Figure 9.
Figure 9: ParasitieAwareS)'lIthesisApproach proposed ill 1131.
The authors in [14] show the importance of including layout information in circuit sizing
by comparing the deviation in performance with and without parasitic consideration. It
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removes the layout in the loop and presents a macro model for parasitic capacitance
estimation. It divides the circuit into different modules and devises models for inter and
intra module capacitance. It uses a procedural layout generator (PLG) called MSL to
generate layout and off-the-shelf extractor is used to extract the layout parasitics. As the
module size may change during the iteration, it creates a lookup table called Module
Characterization Table (MCT) to estimate the values of parasitics during circuit sizing
phase. It uses simulated annealing to size the circuit. The flow is shown in the following
Figure 10.
Figure 10: Fastparasiticeslimation modelingproposedin 1141.
There are several drawbacks of linear int'~rpolationof the parasitics value. The change in
capacitance in smaller technology, like fringe capacitance and coupling capacitance might
not be linear. And it uses HSPICE with simulated annealing which gets global
optimization but at the cost of CPU rime. Although the time needed for parasitic
extraction using Procedural Layout Generator is mentioned to be -15minutes, it doesn't
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mention the whole optimization time. Not to mention, the time needed to generate the
Model Characterization Table for higher number of modules will increase linearly.
The same authors propose a slightly diffe~ent approach in [15 J. Instead of using simulated
annealing as a sizing engine, it uses a symbolic performance models (SPM) that are
generated using equations from small signal models. The layout information is obtained
from MSL as before and an ofT-the shelf extractor is used to extract the parasitic values.
The SPM can take all capacitances in the small signal model or take the few contributing
parasitics that are identified from previou:; sample layouts.
Since it still uses an off-the shelf extractor and the time needed for SPM and complexity
are unknown. The layout information is pre-calculated and not dynamic. It is valid for a
fixed template layout and the SPM has the limitation of not handling very large circuits.
In the proposed method in [16] shown in Figure 11, at the beginning, the simulated
anncaling is uscd to size the circuit by simulating the netlist with presence of parasitics,
which is obtained from Model Characterization Table generated by the Procedural Layout
Generator discussed before. When it converges, it finds a feasible region and determincs
the worst case parasitics using the feasible region by a placer. Then it makes local
changes to cope with the interconnect capacitances for the worst case scenario.
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The methodology still suffers from the total cost of simulated annealing, off-the shelf
extractor and the effect of making local changes which might result in a variation of
capacitances with respect to those that was obtained at the first sizing step.
Figure 11: The proposed melhod in 1161.
Another method proposed in [17] is close to the traditional approaches, except instead of
taking single layout information; it considers the parasitics of the previous runs to resize
the circuit. In each loop, the circuit is resized, placed, routed and extracted. An olT-the
shelf simulator and extractor is used to evaluate and generate the parasitic value. At each
step, a best and worst case capacitance corner is generated to make it robust. The flow is
shown in Figure 12.
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Figure 12: I'ropos,:dSynthesisFlowinlt71.
The disadvantage is running the routing and floor-planning and extraction inside each
loop as well as evaluating with a commercial simulator might take a long time to
converge.
The method proposed in [18] includes circuit sizing by simulation. At each step a
floOl·plan is generated and parasitics are estimated using the floorplan and transistor size.
After convergence several floorplans are considered for performance and after the
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Ooorplan is selected, layout is generated, extracted and verified. If not met, then the loop
executed again. It again uses the simulation based method that is CPU costly and cannot
guarantee the convergence.
Another method is proposed in [19]. In this method, a transistor level simulator (HSPICE)
is used with simulated annealing technique for the first phase of sizing. In the second
phase a deterministic method is used. Template based layout generation is uscd which
takes a few seconds to generate the layout. They usc Cadence PCELL and SKILL
programming language. At first the sizing engine selects a set of random valucs inside a
rangc. For those values thc Geometric Constraint module selects from a set of layout
styles and parasitics is extracted from the selected layout. Then the performance is
evaluated. If not met, the loop is executed again.
It uses SA which is slow, use layout generation and extraction at each stcp which is also
slow, and there is no definite guarantee 01' convergence.
Thc authors in [20] proposed a mcthod that uses nonlinear optimization algorithm. It uses
numcrical simulation along with consideration of multiple layouts, placement and routing
in each iteration. The parasitic contribution is obtained by integral field solver. The CPU
timc is rcportcd to be 8 times that of a traditional circuit sizing.
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Most of the parasitic aware synthesis used for RF synthesis mentioned above like [13],
[16J, [17] etc. uses a form of evolutionary algorithm and simulation based sizing method.
The authors in [21] used particle swarm optimization and adaptive simulated annealing
for parasitic aware RF circuit design. The process uses commercial simulator like
J-1PSlCE or SPECTRE along with curve fitting tool in MATLAB to provide parasitic
aware synthesis. The detail of parasitic modeling is unclear. Although, the process looks
to be two times faster than the conventional simulated annealing technique, the two
examples provided shows the number of iteration to be more than 1000. Curve fitting the
parasities for modeling and using a commercial simulator with a high number of
iterations can prove to be CPU costly. Other method like [22] uses optimization with
recourse including ellipsoidal uncertainty to design a low noise amplifier in Si-Ge
technology along with a ring oscillator. It does not elaborate the how to include the
parasitics into synthesis and concerns wit:1 the circuit sizing only.
From the discussion about the prevailing parasitic aware sizing method above, most of the
circuit synthesis methodologies can be divided into two steps. In the first step, an
evolutionary algorithm like simulated annealing is used to size the circuit using either a
commercial simulator or numerical eost function. This is followed by the second step,
that is, from the obtained size; the parasities are estimated either by actual layout
generation and extraction using a commercial tool or by parasitic estimation and
extrapolation. Then the circuit performance is evaluated considering those parasitics and
the loop continues until convergence is fc·und.
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Figure t4: Calibre PEXextracted result for the Metal lines drawn.
The extracted capacitances in terms of the metal length of the parallel metal I lines are
plotted in Figure IS. From Figure IS, it can be seen for TSMC D.J8um technology, the
increase in capacitance can be characterized as linear after the metal length becomes Sum
or more. This used to be the case in older CM OS technology and the parasitic aware
synthesis which used interpolation to estimate capacitance was logical. But as can be seen
for the new TSMC 90nm technology, with increasing metal lines, the parasitic capacitance
increase is not exactly linear. As an example, for parallel metal lines of Iurn, the total
capacitance (C+CC Total (F) in Figure 14) is 2.le-16 but for 2um, this value is 3.48e-16
which is only around 1.5 times of the previous, although the length is taken as twice. The
reason for this is, as the size of the interconnect gets smaller, the fringe capacitance
whose effect is not linear contributes more significantly compared to large interconnect
0.8
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size. Even when the length is more than Sum, the value of the capacitances deviate from
the one obtained from extrapolation of the previous two points.
Extracted Capacitance in TSMC 0.18um
////////
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........
"..","/
022L-------'-------'----------.JL-------'---6----L
7
---'---'--------'------'
Metal Length (um)
Extracted CapacitanceinTSMC90nm
Figure 15: ExtractedTotalCap~lcitanceplotted in terms of Metal length.
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Therefore if the circuit sizing and layout generation and extraction is considered in
separate steps, and the layout information of the previous run is used to estimate the
parasitics inside the next sizing stage, the estimation may not give an accurate result. This
can also be said for using any look up table with interpolation or extrapolation. So it is
important to consider the sizing and parasitic estimation simultaneously.
Therefore, it gives the motivation to devdop a design methodology that can conduct the
circuit sizing and parasitic estimation simultaneously. Instead of using a sizing engine to
find a set of transistor sizes followed by parasitic extraction, the proposed method models
this as a convex optimization problem to concurrently perform transistor sizing taking
parasitics into account. Figure 16 shows the proposed circuit synthesis flow.
A convex optimization problem called Geometric Programming (GP) [23] is utilized,
which can include a set of performance constraints formulated from a given technology
parameters and required performance specifications, as well as a sct of symbolic
interconnect parasitics formulated with gl~ometrical requirements and floor-planning. The
symbolic floor-planning and routing constraints enables to use a set of parasitic
expressions for interconnect parasitics 10 be enclosed inside the circuit sizing phase.
Finally, a GP solver [24] is deployed to provide a solution which not only attains the
desired circuit performance but also concurrently considers layout induced parasitic
effects. Such GP solvers, using standard interior point algorithm [24] and being able to
solve large convex optimization problems very quickly and efficiently, can be readily
accessed inthe public domain.
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Figure 16: Proposed parasilic-awarecircuitsynthesis methodology.
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After a successful run of GP (Geometric Programming) solver, the obtained sized circuit
is tested in Cadence for a pre-Iayout :,imulation. If the simulation result meets the
requirement, then a layout is created ming Cadence XL. From the generated layout,
Calibre parasitic extraction tool PEX is used to extract the post layout net list. This netlist
is used to verify the post layout simulation. If the specifications are not satisfied, thcn the
requirements in GP formulation are changed accordingly and again the verification
process is carried out.
The proposed parasitic-aware synthesis method has some notable advantages compared to
other methods mentioned above.
• It uses very fast and efficient GP solver to do the synthesis which finishes within
less than a few seconds. It is much faster than any computationally intensive
simulators and evolutionary algorithms. In all the design examples, the GP solve
was finished under 2 seconds.
• It does not require any commercial layout generator or extractor inside the
optimization phase, so it does not rely on their efficiency. It calculates the layout
parasitics simultaneously contributing to the sizing constraints.
• Using accurate device parasitics model for a particular CMOS technology, it gives
an accurate result extremely quickly compared to any actual layout generator or
procedural layout generators.
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• This approach does not require any initial conditions to converge because GP
always outputs a global optimum solution, if feasible, irrespective of the starting
point [24].
The important blocks of the proposed parasitic-aware synthesis methodology are
discussed below.
3.2.1. Circuit Sizing
Even though a form of evolutionary algorithms is the method of choice for sizing in most
of the layout-inclusive synthesis stated above, in practice there is no assurance of the time
of convergence to provide a global solution. Furthermore, since finding the empirical
parameter values or lower bounds could be tricky [21], the termination condition and time
are unknown. There are other circuit sizing methods like [25], which breaks the circuit
into structural sub-blocks and structural constraints are developed for each sub-block. It is
difficult to simultaneously determine the layout induced parasiticsdynamically and add to
the circuit sizing. Instead, they have to rely on the parasitic values of the previous run or
use some interpolation from a pre-generaled look up table.
That is the reason why it is proposed to apply geometric programming [24], which can
take both performance constraints and floor-planning constraints simultaneously to
determine an optimum global solution. It can also avoid intensive usage of
computationally expensive commercial simulators or layout generators in order to provide
a quick convergence. For any optimization problem/il (,), GP is formulated as
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minimize fo(x)
subjecttofi(x) ~ 1,i = 1, ..... ,p
9i(X) = 1,i = 1,
where j; are a set of constraints modeled in posynomial form and gi are a set of
optimization constraints modeled in monomial form with x being the GP variablcs. The
posynomial and monomial forms can be put as follows:
/, ('() = axb+cxd+ SI
g, (x) = axbcxd ==1
(posynomial)
(monomial)
For the targeted circuit, the performance constraints like symmetrical matching, device
size, biasing conditions, open loop gain, unity gain bandwidth, phase margin, etc. can be
modeled either in a monomial or posynomial form. For common analog circuits, these
expressions are available in literature. For more complicatcd analog circuits, the circuit
can be broken into several smaller blocks for which expressions are available and
subsequently the performance can be modeled either in posynomial or monomial form. In
addition, nOOl'-plan can be constructed using transistor size, minimum allowable distance
between transistors and matching of different components. All these constraints arc
represented in the GP equationslinequalities that are delivered to the GP solver for an
optimum solution.
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3.2.2. Inclusion of Layout Effects
An important part of the proposed synthesis approach is the inclusion of layout effects to
be considered alongside the sizing constraints. To incorporate the accurate calculation of
layout-induced capacitance and resistance, the circuit is floor-planned, routed and each
device capacitance and interconnect capacitance and resistances are mode led to formulate
a set of symbolic layout constraints.
Floorplanning:
To mitigate the layout-induced mismatch, the symmetry constraints are put inside the
floorplanning constraints. Minimum allowable distance in the technology between two
devices is used.
For example, for the circuit for Two Stage P input channel Operational Amplifier in
Figure 17, with the presence of the para:;itic capacitances ((',III! - (',1114) and interconnect
resistances (R!, R2), the floorplan is shown in Figure 18. The transistors M I & M2 and
M3 & M4 are placed symmetrically, which is visible from the tloorplan.
Figure 17: Two Slage P-input channel Op Amp.
Figure 18: Floorpl~ n of the circuit in Figure 17
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Floorplanning constraints are formulated such that the total area required is minimized.
Cartesian coordinates are used to denote the positions of the devices. For any transistor,
W(n::; hi2 -hil
d::; hil - hj2
L(i) + 2Ld ::; wi2 - Wil
d::; Wil-Wj2
(I)
where W(i) is channel width, L(i) is channel length, h,], hI! and W,], W,/ are the height and
width coordinates of the ill! transistor, Ld is the lateral diffusion of source and drain
regions, and d is the minimum allowable distance between two adjacent transistors.
Device Parasitics Modcling:
For any CMOS technology, an accurate capacitance and resistance model for all sub-
circuit device capacitances, like Cds , Cgs , and Cdb , are available from the foundry. These
models provide accurate device capacitances in terms of transistor width, length and
number of tingers. Because the intrinsic capacitances are closely relatcd to individual
device sizes, any pre-calculated values like in [14] for estimating these capacitances
might give an erroneous result. Using these capacitance models, accurate intrinsic device
capacitance constraints are formulated in symbolic form and passed to GP.
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Routing and Interconnect Parasities modeling:
Using the floor-planning constraints, the shortest path for interconnecting the transistors
is calculated. The Manhattan distance between two nodes is used to obtain the length of
interconnects (shown as thick lines in Figure 18) in the symbolic form. Using the unit
capacitances from metal layer to substrate and metal layer to active regions available in
the technology parameters, the expression for interconnect capacitance is obtaincd in
tcrms of Cartesian coordinates. These expressions are represented inside the device
performance constraints and utilized to si:~e the circuit.
Once all the performance and parasitics models are formulated the GP solver is employed
to solve the optimization problem considering all performance and floor-planning
constraints simultaneously. The solution obtained from the GP solver is then verified by
pre-layout simulation. If the pre-layout simulation does not meet the rcquircment, the
required performance parameters in GP are made stringent to seek tor a better
optimization. If the pre-Iayout simulation is successful, then a layout is generated using
layout-XL in Cadence and the generated layout is extracted and a post-layout simulation
is performed.
\n case of all the circuits optimized in this methodology, the number of iteration between
the GP solution and pre-layout simulation is found to be very low. And once the pre-
layout simulation succeeded, all the post-layout simulation succeeded in the first run. So
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the convergence of this parasitic aware methodology is very fast as the GP solution is
obtained under a few seconds and the required number ofsimulations using a commercial
simulator for pre and post layout verification, is significantly lower than any evolutionary
based approach. Moreover, it does not ne,~d to generate the layout and extract it each time
inside the loop, which can turn out to be extremely slow, when used with the evolutionary
algorithms and a commercial extractor, a, done in the other traditional approaches.
3.3. Summary
In this chapter, several contemporary layout aware analog circuit synthesis methodologies
are reviewed and their features and comparison is made. Then the proposed fast parasitic-
aware synthesis method is described in detail and the advantages of this method in
comparison to the existing methods are listed.
In the next chapter, three Operational Amplifier circuits are designed and optimized
following the above methodology and the obtained solution is verified in post layout
simulation.
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4. CMOS Operational Amplifier Design
4.1. Two Stage N-channel Input Differential Amplifier
A widely used two stage N-channel input differential amplifier is made of a single-ended
differential amplifier stage followed by a common source stage which is showed by
Figure 19. This amplifier doesn't suffer from reduced voltage swing like a cascoded
amplifier [26] but the unity gain frequency is not as good as the cascode amplifier. It also
provides a high voltage gain with a relatively small number of transistors. In the
differential stage, M I and M2 work to take two differential inputs. The current through
M3 is the same as M I and M4 has the same mirror current. MS works as the current sink
of the two branches. In the second stage which is the common source amplifier, M7
works as the driver transistor and M6 is the current source load [26]. The interconnect
capacitances CII/II ' C1/1I2, Cl/I], C/If.f from different nets and two resistive components in the
two sensitive branches Ri and R2 are also shown in the figure that were considered inside
the parasitic aware synthesis.
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Figure 19: Two Stage N-input Operational Amplifier 1271.
The design objectives are
minimize Area
whilcsubjcct to
gain ~ 6SdB
Unity Gain Frequency ~ SMHz
Phase Margin ~60o
CMRR ~ 80dB
Power:-S; ImW
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When optimizing the circuit, all the required specification of minimum gain, unity gain
bandwidth, phase margin, input common mode range and slew rate was put as target
constraint inside the geometric programming formulation. Also, for all the transistors, the
device parasitic capacitances like Cdb,Cgs , Cgd etc are added to the constraint equations. A
Ooor plan with minimum allowable distance between the transistors is created and the
interconnect capacitances are calculated using their unit values and ri'om the selected
Cartesian coordinates of different tran~,istors. This is also put together with device
capacitances to take into account the parasitic effect. Since all these, parasitic
capacitances are modeled in terms of transistor sizes and interconnect length, instead ofa
fixed constant value, when GP optimizes I:he design, all the parasitic effects are taken care
of alongside the circuit sizing simultaneously. It is an obvious difference of the proposed
approach from the traditional layout aware synthesis, where circuit sizing step is first
completed and then a layout generation and extraction follows to validate the design. All
the modelingdetails are shown here:
4.1.1. Gain Constraint
Thc gain of the two-stage amplifier is the product of the gains of individual stages. If we
havc M I & M2 and M3 & M4 perfectly matched, the gain of the first differential stage is
given as [27]:
Where gml & gm2 are the transconductan~eof M I & M2 which is found by,
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9m = J2~ICox~/o
and 9e1s2 &9e1s4 are the small signal channel conductance, givcnas
9e1s = aa~:s = AID
Thc gain of the second stage is that ofa common source amplifier obtained from 127],
AV2 = -9m Ro = - g(/~:+:6(/S7 = (A~:~;/6
So the overall gain of the amplifier is given by,
(2)
In GP formulation, this equation can be rnodeled as a monomial and if thc minimum gain
rcquirement is AV11lill , which is provided in the specification, then we can formulatc thc
gain constraint as follows:
OpenGainConstr = [
((2*kn*W(1) 1L(1) *1 (1)) AO. 5) /gml==l;
((2*kp*W (6) /L(6) *1 (6)) AO. 5) /gm6~~1;
(2*gml *gm6) / (1 (5) * I (6) * (lamda2+ lamda4) * (lamda6+1amda7)) /Av=~l;
Avmin/Av<=l;
];
Hcre, Av is the calculated gain from the GP formulation, which must be greater than thc
spccified minimum gain Avmin.
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4.1.2. Pole Constraint
In order to maintain sufficient phase margin, the non-dominant poles of the circuit should
be at least 10 times higher than the dominant pole which controls the unity gain
bandwidth. To ensure that the compensating capacitance Cc is used to place the poles
further away from each other. This method is known as pole splilling.
The dominant pole of the amplifiercircui·1 is given by [27]
lfweconsiderthe parasitic interconnect capacitance then,
If C/ is taken as the gate capacitance or M6then its cxpression is found from [231 :
(3)
whcre Cdb incorporates both intrinsic device drain to body capacitance and the
interconnect capacitance. The total output capacitance Cu is obtained from [23]
Cu = Cload + Cdb6 + Cdb7 + Cgd6 + Cgd7
The non-dominant output pole is given by [23]
polez = clcC+:"~;I+CCCU (4)
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A constraint is added to put this pole2 at least 10 times away from pole l .
~<1
pole2 -
(5)
All the device capacitances, [db, [g5' [gd etc. are modeled either in posynomial or
monomial form in terms of the equations found in either the TSMC 0./8uIII or TSMC
90nm technology. Sincc the equations ar,~ the property of TSMC and are not allowcd to
be distributcd, the equations are not shown here. But they can be easily found for the
respective foundry located in /CMC/kits. The parasitic interconnect capacitances are also
formulated using the floorplan and added to the sizing constraints.
The total drain-body capacitance has two parts, one comes from the device parasitic
capacitance. C,lbr and another comes from the parasitic interconnect capacitance, ('''b,.
Here, m/ActAreaCap and m/Fie/clAreaCap are unit capacitances from metal I to active
region and diffusion region respectively obtained from technology files. The interconnect
capacitance is modeled using the minimum size floorplan and finding the Manhattan
distance fi'om routing and multiplying with the unit capacitances. The floorplan is
discussed in detail later and shown in Figure 20. In the lormulation, W(x) is the width of
transistor x, cl is the minimum allowable distance between two transistors. Mela/Width is
the width of the interconnect metal line which is taken as the minimum allowed by
respective technologies. For example, the interconnect capacitance at the drain node of
M2 can be modeled as
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(Cdb2i+Cdb2t)/Cdb2<=1;
Similarly, the gate to source Cgs and gate to drain capacitance, such as Cgd can be
modeled in 7SMC D./8um and TSMC 9Dnm technology in the same manner using the
equations available from the foundry as,
After modeling all the intrinsic capacitances and interconnect parasitics, the pole
constraints are added, to finish the formulation of the pole requirements.
4.1.3. Unity Gain Bandwidth Constraint
The dominant pole controls the unity gain bandwidth of the amplifier. If the minimum
required UGF is Wc which is given as a constant in specification, then, pulel is made equal
to wc.
polel/wc~~l;
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4.1.4. Input Common Mode Range
It is the voltage up to which the amplifier can amplify the difference between the two
differential inputs. Considering M5 works in saturation, the equations for positive and
negative ICMR are taken from [27] which are as follows:
Positive ICMR = VDD -.~ - IVt,max I+ IVt,minl
=> Positive ICMR + J{i;: + IVt,maxl = VDD + IVt,minl (6)
Negative ICMR = Vss + J¥; + IVt,maxl + VDsS,sat (7)
where,
Since GP solver doesn't support negative value, the equation for Positive lCMR is
rearranged and implemented as follows:
(Vic:mrt'lax+till+Vt:Max) /(Vdd'I'Vt~1in)<=l; %Positive 1CMR
(kn*W (5) /L (5)) /Beta5=~1;
((2*1 (5) /Beta51 AO. 51 /Vds5sat~~1;
];
4.1.5. Slew Rate Constraint
Slew rate is the ability to sink current and puts a limit of voltage rate at the output.
The equation for slew rate for the circuit taken from [27] is given by,
SR
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(8)
The equation is simply modeled as monomial using the specification of the accepted slew
rate,
SlewConstr= [
SRminl (I (5) ICe) <=1;
];
4.1.6. Power Constraint
There is a maximum allowable power which is dissipated in the circuit specified as Plllax .
The power consumed is calculated as the product of the total current flowing in all the
branches to the supplied voltage and inserted as another constraint in GP.
{ {Vcirl-V~~ \* (Tlo i ri.'; eT I~) +1 (7) ) ) 1['<=1;
];
4.1.7. Current Constraints
The current bias is taken as a design variable which has to be lower than a ccrtain
specified value IbmsMax. As the transistor dimension of M I & M2 and M3 & M4 is
idcntical, I, and 12 have the same current. The same is true for I] and I~ as they are in
series with I, and 12 respectively and connected as current mirror. The current of cach
branch is l1z of the sink current which is 15. 15 is connected as current mirror with the
bias current, so the same current flows.
The current constraints are modeled as follows:
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gpvar Ibias;
CurConslrainl = [
];
4.1.8. Device Size Constraints
In the circuit W, and W2 are identical as well as WJ and WJ. Also all the devices are more
than the minimum allowable transistor width supported by the technology like O.22um for
TSMC U/8um technology and less than a pre-specified maximum transistor width. They
are also put as a constraint to the GP solver.
Sym~1atchCor1str = [
== 1;
== 1;
];
<= 1;
<= 1;
];
Also, the minimum allowable width of the transistor in O.18um technology is O.22um.
Therefore another constraint is added to ensure that.
constr_x = ones (n, 1) *O.22e-6 <~ W;
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4.1.9. Floorplanning Constraints
The floor-planning is done using a similar method to that discussed in chapter 3. A
Cartesian coordinate is attributed to each corner of all the transistors and they are placed
at a minimum allowable distance, d from each other. The schematic and the
corresponding tloOl'P1an are shown in Figure 20.
1+
j
Figure 20: Schematic and Floorplan of Two Stage N-inpuI Op Amp.
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The symmetry is kept by placing the transistors with the same width side by side to
remove the interconnect capacitance mismatch arising from the layout. The minimum
allowable distance between two transistors is d. Here W(i) is the width of the ith transistor
and the variable width is used to represent the sum of channel length of ith transistor L(i)
and the lateral diffusion of the drain and source region Ld' so widlh=L(i)+ 2*Ld as shown
in the noorplan in the figure. The interconnect resistances and capacitances are also
shown in the figure which were used inside the pole constraint.
The formulation of the nOOl·planning con~;traint is given below:
%Floorplanning
heightConstr = [
(d+h82)<=hll;
(d+h82) <~h2l;
(d+h52) <=h2l;
hll==h21;
(d+h12)<=h31;
(d+h22)<=h41;
(d,h72) <=h61;
(W(l) +hll)<=h12
(W(2) +h21)<=h22
(W(3) +h31)<=h32
(W(4) +h41)<=h42
(W(5) +h51) <=h52
(W(6)+h61) <=h62
(W(7)+h71)<=h72
(W(8)+h81) <=h82
j;
widthConstr= [
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];
];
4.1.10. Area Constraint
The main goal or this optimization is to find the minimum size or the transistors so that
the circuit still satisfies all the required performance specifications. So the area is
calculated from the noorplan and an area constraint is used when calling GP solver.
AreaConsLr ~ I
(max (w72, w62) *max (h82, max (h52, h72))) IArea<=l;
Area<~Areamax;
];
Finally we can call the GP solver and optimize the design in terms of area and finish this
layout aware synthesis. We put all the constraints in a list and pass it to the gpsolve
function to optimize for area.
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InO££setConstr;
CurConstraint;
SlewConstr;
ICMRconstr;
po]eConstr;
PowerConstraint;
OpenGainConstr;
AreaConstr;
];
status] = gpso]ve(Area, constr};
4.1.11. GP Solution
The two stage N-input channel op amp is synthesized in both TSMC 0.1811m and TSMC
90nm CMOS technology. The transistor length was treated constant as 1 llm and the
transistor width and bias current were defined as design variables. To differentiate the
importance of adding the floorplan and the layout induced capacitive and resistive effects,
at first only the intrinsic device capacitances are passed to the GP solution ignoring the
interconnect capacitance. After the GP solution, the obtained transistor sizes are used to
floorplan and then calculate the interconnect capacitance and resistances. Then the circuit
performance is simulated in Cadence.
In the next case, all the interconnect capacitances(C;IIII, Ci1ll2. Cnd & CII/I./ in the Figure
20) of the different nets are added to the GP constraints. Similarly, the obtained GP result
is passed for pre-Iayout verification by simulation in Cadence. This design with
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interconnect parasitics considered is then compared with the previous design to find the
contribution from considering interconnect parasitics.
The optimized design variables after the GP solution for both TSMC 0.18um and TSMC
90nm technology is shown in Table VII. For the optimized device sizes, the resultant
parasitic components are also shown in the table. For the synthesis without considering
interconnect capacitance, the parasitic components are calculated after the GP solution is
obtained. For the synthesis with interconnect capacitances, the obtained value from GP is
directly shown.
Table VII: Optimal Design Variables for Two Stage N-input Op-Amp
rSMC 181'
______ ~thou(JnlercOnnec(Cap. ~·~Il"ec(OJp._~otil_l"'-,---erc-,-on_n-,---ec---,-IC'~IP'+-~__-----'--I
: (/lm) 1.00 1.00 1.00
WI~W2(l'm) 7.1 ~ -----1--------j-1·-8----~1
W3.W4(llIll) lA
W5{J1m)
~~~~--~~-----+--_.-_t_---____1
W7(/lIll) 13.0 13.0
0.5
~~------_·_-+-----I----~I
Cim3(IF) 0.22
1__C_int4.(I_F)_I -------1__·_·_ ~~-----~
RI(O) 213 4A9
R2(O)
Cload(pF)
CPUtimc(s)
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4.1.12. I>re-Iayout Simulation Result
The optimal design variables obtained from GP for both TSMC O.J8um and 90nm
technology are simulated in Cadence simulation for a pre-layout verification and to
observe the effect of considering the interconnect capacitance during design synthesis.
I. TSMC O./8um technology
The resulting ac analysis for 0.18um technology is given in Figure 21. The solid line is
the result obtained for the design com.idering the interconnecting parasitics and the
dashed line is for the synthesis without considering the interconnect capacitance.
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AC Response
-dB20(v\,/Vou''''result''acS\fu.ep-ac''»<O>
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100 10 1 102 103 104 105 106 107 108 109
freq(Hz)
Figure 21: Pre-Iayoul in Cadence for Two Stage NMOSOp Amp in CMOS O.18um Technology.
(Magenta-Solid: Design with interconnect para!:itics, Red-Dashed: Design without interconnect
parasitics)
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The other performance measures are shown in Table VIII. Although both synthcsis mct
thc targct specification, it is obvious frmy. the simulation that the synthesis that considered
interconnect capacitance and utilized a minimum size floor-plan keeping symmetry into
consideration gives a much better result in terms of gain and unity gain bandwidth than
the one without considering the interconnect parasitic effect. Because the synthesis
considering the interconnect capacitance with minimum size floorplan results in a design
which has low parasitic interconnect capacitance and resistance, the simulated result
shows major improvement and shows of the advantage of including parasitic effects
inside the circuit sizing phase.
Table VIII: Prelayout Simulation Result for Two Stage N-input Op Amp in TSMC 0./811111 technology
2. TSMC 90nm technology
Similarly the simulation result for TSMC 90nm technology for both thc synthesis process
is given in the following Figure 22.
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Figure 22: Pre-Iayout in Cadenee for Two Stage NMOS Op Amp in TSMC 9011111 technology. (Red-
Dashed: Design with interconnect parasitics, Blue-Dolled: Design without interconneet parasitics)
Because the 90nm technology is constrained by a lower supply voltage of 1.2V instead of
1.6V in O.18um technology, the simulation result did not show the same radical
improvement for the synthesis with interconnect capacitance compared to thc one without
interconnect capacitance. Still improvements in both gain and unity gain frequency is
found when interconnect parasitics is considered. The other performance comparisons are
shown in Table IX. To facilitate comparison with post-layout simulation, the large
transistors M6 and M7 of the design that considers interconnect parasitics, are divided
into several smaller transistors. M6 which has a width of 69.6um is divided into six
smaller transistors of 11.6um with a number of multiplier 6 and M7 which has a width of
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22.7um is divided into four smaller transistors of width 5.675um with a multiplier number
of 4. This will help to get a layout which is nice rectangular or square in shape. If a single
large transistor were used, that would take a large space in the chip wafer.
Table IX: Simulation Result of Two Stage N-input Op-Amp
4.1.13. Post Layout Simulation
After the pre-Iayout verification is succe~:sful, the next step in the design synthesis flow,
is to verify the design with interconnect plrasitics by a doing a post layout simulation and
compare the result with the pre-Iayout ~:imulation to test the accuracy of the parasitic
estimation used in the proposed para:;itic aware synthesis flow. The post layout
simulation is obtained by creating a layout, extracting its parasitic componcnts and
simulating with the cxtracted view of the circuit.
At the moment in the available environment, TSMC O./8um technology suppoI1s
extraction using DIY A extract and TSMC 90nm supports extraction by Calibre from
Mentor Graphics. In this case, the optimum dcsign obtained in TSMC 90nm technology
considering all interconnect parasitics, is llsed to verify the post layout simulation because
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Figure 25: Comparison of Pre and Post Layout Simulation for Two Stage N-ehanncl input Op Amp
in TSMC 9011111 technology (Magenta-Solid: Po~;t Layout, Red-Dashed: Pre-Iayout).
Table X: Comparison between pre and post layout simulation result in TSMC 9011111
From thc Figure 25 and the Table X, the post layout performance satisfies the initial
target performance specifications. Although the unity gain bandwidth is slightly lower
than the pre-layout simulation, it is fairly close and much higher than the target
bandwidth and the slight increase gain indicates a similar total gain bandwidth product
bctween the pre-layout simulation result and post-layout simulation. The reason for the
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slight increase in gain is due to the incr,~ase in total resistance which contributes to the
gain. The resistance of the Prelayout schematic and post layout extracted net list is
measured by adding an ac current source of magnitude 1 to the output node and removing
all ac components from the circuit and keeping the all dc components for proper biasing.
The voltage at the output gives the total resistance. The total resistance from the
schematic for pre layout case is found to be 41 .91 kQ whereas the total resistance from the
extracted netlist for post layout case is found to be 46.28kQ. As the gain is proportional to
gll/*Ro/l" this explains the slight increase in gain.
So the design obtained considering the parasitics using the proposed parasitic aware
synthesis methodology meets the entire performance requirement, therefore can handle
the layout induced mismatch as seen by the post-layout simulation.
The next section discusses the design ot' two stage p-input Op Amp with the proposed
methodology.
67
4.2. Two Stage P-Channel Input Differential Operational Amplifier
The structure of this two stage p-channel differential op amp is similar to that of the two
stage n-channel op amp, which has a differential input stage followed by a common
source stage shown in Figure 26.
Figure 26: TwoStageP-input Amplifier 1231.
The choice of the input stage type depends on several factors. There are a few advantages
of using the p-channel input type over the n-channel mentioned in [28].
• PMOS-input op-amp has a better ~;Iew rate than the NMOS input op amp.
• If an output buffer is used to drive' a resistive load, it is usually selected to be an n-
type source follower. Having a PIVIOS as input and an NMOS at the output stage
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causes an increase in the transconductance at the output stage which is favourable
for unity gain frequency.
• The I/fnoise is lower for PM OS compared to the NMOS.
4.2.1. GP constraints
The circuit is designed following the same procedure as an n-input op amp. For a set of
given specifications, the performance specifications are modeled either as posynomial or
monomial form. A floorplan is created considering the minimum allowable distance.
Interconnects are drawn as Manhattan distances and symbolic equations are formed for
intcrconncct to substrate capacitances and the interconnect resistances. Also all the device
capacitances are modeled in symbolic for::n using the distinct equations ofthc respective
technology. These parasities are included inside the pole constraint equations to lead to
parasitic aware synthesis. The details of the formulation are provided as follows:
4.2.2. Gain Constraints
The voltage gain of the total amplifier circuit is given by [23],
This can be written as
This can be formulated as a monomial constraint.
(9)
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];
4.2.3. Pole Constraints
There are four poles in the circuit. The dominant pole can be written as thc following
equation taken from [23]
The first non-dominant pole is the output pole which is given in [23]
pole2 = __g_1116__
C,Cc+C'CU+CcCu
(10)
Whcre Cl, the M6 gate capacitance, Cl, the M3 gate capacitance and c" are obtained
froml23J:
Cl = Cg56 + Cdb2 + Cdb4 + Cgd2 + Cgd4
C2 = Cg53 + Cg54 + Cdb1 + Cdb3 + Cgd1
Ct! = Cload + Cdb6 + Cdb ? + Cgd6 + Cgd?
The second non-dominant pole is the mirror pole which is taken from [23]
(11)
And the third non-dominant pole is
(12)
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The outline of the pole constraint for 0.18um technology is as follows:
PoleConstr= [
The intrinsic device capacitance from the drain to body of M 1 is denoted as Clbll and the
interconnect contribution is denoted as Cdbli . The intrinsic capacitance is formulated using
the equation obtained from the foundry model and the interconnect capacitance is
calculated using the noorplan shown in Figure 18, as discussed in chapter 3, by
calculating the lengths of interconnects and the unit capacitance values, which are also
available from technology model paramelers. For example, the drain to body capacitance
at the drain of M6 and M7 can be formulated as
from foundry for intrinsic Cdb) == Cdb7t;
(Cdt,7t)/Cdb7<'=l; % M6 & M7 drain same node so the interconnect cap
added once.
Similarly all the other device capacitance and interconnect capacitances are formulated.
Then using the equations above the pole constraint is modeled as follows
(Cgs3+Cgs4+Cdbl+Cdb3+Cgdl) <=t:>(17);
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C2/tp(17)==1;
];
Like the n-input channel two stage op amp, the interconnect capacitance is put in
symbolic (orm and are added when calculating the poles. To make there is sure sufficient
phase margin, the non-dominant poles are placed at least 10 times away from the main
pole.
4.2.4. Unity Gain Bandwidth Constraint
The dominant pole is made equal to the required unity gain frequency, Wc to satisfy the
bandwidthrequiremenl.
BwConstr ~ [
wc/ (polel)==l;
];
4.2.5. Input Common Mode Constraints and output swing
The positive common mode range puts a constraint on MS which is [23]
J "" +J "" <V -v +V/lpCox! /lpCox! -- DD ICMR,max tp
2W, 2Ws
The negative common mode range puts constraint on MI which gives [23J
The output swing puts two more constraint on M6 and M7 which are [23]
J "" < v . VJ-lnCox/ - out,rntn ss
2W6
J "" < V - V/lpCox! - DD out,max
2W7
All these are put as bias constraint as follows:
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(13)
(14)
(15)
(16)
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4.2.6. Slew Rate constraint
Thc slew rate can be put as the following constraints [23]
4.2.7. CMRR constraint
The CMRR constraint is put as [23]:
];
4.2.8. Power and Current Constraints
(17)
(18)
The power and current constraints are provided in similar manner as in the n-channel
inputop-ampdiscussed in the previous se'ction of this chapter.
4.2.9. AreaConstraints
The area constraint is modeled from the Iloorplan and is optimized during solving to find
the minimum area.
AreaConstr = [
(max (w72, w62) *max (h82, max (h52, h72) ) ) /Area<=l;
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Area<=Areamax;
];
We put all the constraints in a constraint~; list and gpsolver is used to optimize the circuit
in terms of performance targeting area minimization.
AreaConstr;
InOffsetConstr;
CurConstraint;
BiasConstr;
GateOverConstr;
Power-Constraint;
PoleConstr;
DomPolConstr;
PhaseConstr;
SlewConstr;
CmrrConstr;
j;
solution status] = gpso: ve(Area,constr);
4.2.10. Results
The similar approach to the two stage n-channel input op amp is followed when
synthesizing the p-channel two stage op amp. In the first case, the amplifier is dcsigned
both TSMC O./8u/11 and 90nm technology, without considcring the intcrconnect
capacitance and resistance. In the next case, to add the parasil ics insidesynlhesis, the
parasitic interconnect capacitance and re~;istance are added to see their contribution and
both designs are verified in Cadence simulation. After the successful pre-layoul
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simulation, the design considering the parasitic effect is used to generate layout in
Cadence layout XL in TSMC 90nm technology and post layout simulation is performed.
The GP solution for the given specification is given below:
Table XI: Optimal Design variable for two stage p-input operational amplifier
Twoslagc I)-input OpAmp
rSMC 181'
W3.W4(1'1ll) lA
W5(l'm)
W7(l'm)
W8(1'1ll)
0.71
1.75
~b,i:~(::;: ~~. :~:__! ---.+ --I
CinL2(Il') 025
Cint4(tF)
RI (0)
Cload(pF)
003
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4.2.1 I. Pre-Iayout Simulation
Both design obtained in TSMC O./8um and TSMC 90nm technology is verified for Pre-
layout simulation.
I. TSMC O./8um technology:
The simulation result for TSMC O./8um technology for both synthesis is shown in Figure
27, where the red (solid) is synthesis taking parasitics into account and the blue (dashed)
one is the synthesis without considering the interconnect parasitics.
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Figure 27: Pre-Iayoul in Cadence for Two Stage PMOS Op Amp in CMOS 0.18ul11 technology. (Red-
solid: Design with inll'reonneet parasiticsprescnt, B1ue-dashed-Designwithout parasities)
The other results are shown in the Table XII. Even though both met the performance
requirements, the design with parasitics present is gives significantly better gain, unity
78
gain frequency and CMRR compared to the design without considering the interconnect
parasitic effect.
Table XII: Pre-Iayout simulation result for two stage p-input op amp in TSMC 0./8/1111 technology.
2. TSMC 90nm technology:
The pre-layout simulation result for TSMC 90nm technology is given in the following
Figure 28, where the red (dashed) line is the result with the design considering
interconnect parasitics and the blue (dotted) line is the result obtained from design
without considering interconnect parasilics. The design which considers interconnect
parasitics are further considered for rectangular or square shaped layout. As a single large
transistor is not convenient for obtaining a square or rectangular placement, therefore the
large transistors M6 and M7 is divided into four smaller transistors.
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Figure 28: Pre-Iayout in Cadence for Two Stag~ PMOS Op Amp in TSMC 9011/11 technology. (Red-
dashed: Design with intereonnectparasiticsineonsideration,blue-dotted-without consideration)
Their performance is given in the following Table XIII. Again, as the 90nm technology is
constrained by low 1.2V the achieved gain is lower than that of 0.18um technology, but
both synthesis approaches satisfies all the performance requirements. The design
considering interconnect parasitics shows much better unity gain frequency than its
counterpart. The obtained gain is also slighlly better than the design without considering
interconnect parasitics.
Table XIII: Pre-Iayout simulation result for two stage p-input op amp in TSMC 901111I technology
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This generated layout is then extracted by the tool Calibre PEX and extracted netlist is
created. The extracted netlist is used to simulate and obtain the post-layout simulation
result. Figure 32 shows the post-layout ,imulation curve in magenta (solid) line and the
pre-Iayout curve in red (dashed) line. Table XIV compares the overall performance of the
pre-layoutschcmaticdrivcnsimulationwiththepost-Iayoutsimulation.
Figure 32: Pre and Post Layout Simulation for two-stage p-input Op Amp in TSMC 90",,,. (Solid-
Magenta: Post Layoutsimulalion,Red-dashed: '>relayoutsimulation)
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Table XIV: Pre and Post Layout performanee eomparison for two-stage p-input Op Amp
From the table, it is seen that the Cadence pre and post layout simulation is fairly
consistent except the unity gain frequency which is a little lower in the post-layout case.
But it still much higher than the initial targeted unity gain frequency. The gain at the post
layout simulation is 70.0 IdB a little higher but very close to the 69.90 IdB obtained in
pre-layout simulation. So the gain bandwidth product remains in the same range.
From the pre and post layout verification, it is confirmed that the design obtained using
the proposed mcthodology achieves all performance requirement, while minimizing area.
Furthermore, the pre and post layout simulation result is fairly consistent, which shows
that the parasitic model used in the synthesis is fairly close to the actual layout induced
parasitics.
The next section elaboratcs on the Cascode Two Stage Operational Amplifier in details.
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4.3. Two Stage Operational Amplifkr using Caseode Output Stage
The two stage amplifiers discussed before have a few problems like limited unity gain
bandwidth and insufficient phase margin for high load capacitance. To improve the UGF
some cascode structure can be used at tr.,e output stage. One such amplifier is shown in
Figure 33 which has cascading second stage.
Figure 33: Cascod{' Two Stage Amplifier 1271.
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The design objectives are
minimize Area
while subject to
gain ~ 65dB
Unity Gain Frequency ~ 10 M/-Iz
Phase Margin ~60o
CMRR~ 80dB
Power$IOmW
Since for both two stage n-input channel and p-input channel op amp, the design
considering all parasitics proved to be noticeably better than the design without parasitics
considered, the design for cascode two stage amplifier was done considering all the
parasitic components. To show that the proposed methodology is not limited to any
certain technology, this cascode design is implemented targeting TSMC U. /8ul11
technology. In the following chapters, the differential pair comparator and the RF circuits
are designed in TSMC 90nl11 technology along with the two stage open loop comparator in
TSMC 0. /8ul11 technology.
The design and optimization steps of this amplifier are as follows:
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4.3.1. Gain Constraints
The gain of the first input stage oFthe cascode two stage amplifier is given by [27]
The gain of the second stage can be written as [271
ThereFore the overall gain is expressed as
Where R is denoted by [27],
(19)
In the formulation, iF N is the number of finger than, Nd= in/(N+ 1)/2. The outline of the
gain constraint modeled in GP is as Follows:
OpenGainConstr = [
The drain to source resistance is Formulmed using equation obtained from the foundry of
7SMC D.18um technology.
(Using equation from foundry for intrinsic Rd)<=rds6;
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Similarly, other drain to source resis1.ances are formulated using intrinsic foundry
equation. Here, Ig is a temporary GP variable used to store intermediate values. The gain
constraintismodeledas.
((2*kp*W(6) /L (6) *16) AO. 5) /gm6~~1;
((2*kn*W(1) /L(1) *1]) AO.5) /gml==l;
Av<=Avmax;
];
4.3.2. Unity Gain Bandwidth Constraints
The dominant pole of this cascode two stage amplifier is located at the output node and
can be written by the following equation 127],
(20)
where Caul can be written as the sum of 1.he load capacitance, the intrinsic drain to body
capacitances of M7 and M 12 and the interconnect capacitance,
[out = [Ioael + [elb7 + Celb12 + [inn
Thc interconnect capacitance CIIIII is modeled by making a minimum sized Iloorplan
shown in Figure 34.The transistor are placed keeping matching in mind and the routing is
done trying to minimize the Manhattan distance. The thick black line is metal 2 and thc
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grey line corresponds to metal I in the lloorplan. In the tigure, cl is the minimum
allowable distance between two transistors and WH2 is the width or the resistors HI and
H2.
Figure 34: FloorplanfortheCaseodeTwoStageAmplifier.
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The unity gain bandwidth can be written as [27] which is the multiplication of the gain
and the dominant pole,
GB=~~~=
wherekisgivenas
k =~ and
S4
s=~
This is modeled as,
GBconslr~ r
Rdb7/ (410*L (7) /W (7) /Nf/2) ~=l;
Cdb7/(21.6/Rdb7)/le-15==1;
Rdb12/(2570*L(12) /W(12) /Nf/2)==1;
Cdb12/ (l59/Rdb12) /le-15~~1;
(21)
( ( (W (7) /2+W (12) /2) *mlActAreaCap+ (c+WR2+d) *mlFieldAreaCap) *MetaJWidth* le6
) <=CintJ;
(CJoad+Cdb7+Cdb12+CintJ) <~Cout;
J;
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4.3.3. Pole Constraints
In this two stage cascode amplifier, the dominant pole is located at the output node and its
equation is shown in the previous page. The other non-dominant pole is located at the
gate of M3 & M8 and can be written from [27] as the sum of the gate to source
capacitancesandtheinterconncctcapacitances,
It is made equal toat least 10 times the required bandwidth toensure stability.
The GP formulation is shown below. IpI is a temporary GP variable.
poleConstr=[
equation from foundry for intrinsic
equation from foundry for intrinsic
equation from foundry for intrinsic
equation from foundry for intrinsic
The interconnect capacitance is mode led using the floorplan shown before.
j;
(22)
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4.3.4. Input Common Mode Range
The input common mode equations are th,~ same as the one in n-input two stage amplifier.
which are taken from [27]
Positive ICMR = Voo -$1; - IVt.maxl + IVc,minl
Negative ICMR = Vss +~+ IVc,maxl + VOSS,sac
Using these equations, we model the ICMR constraint
];
(23)
(24)
If we consider M6, M4, M11 and M12 are in saturation and their saturated Vds is O.5Y
then we get,
(25)
Similarly, we can find the drain 10 source voltage for M6, M7, M12.
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4.3.5. GP solution
All the constraints are passed to GP solver and area is minimized as our objective
constrain\.
constr = [
SymMatchConstr;
DevSizeCons r;
CurConstraint;
outVoltageConstr;
ICMRconstr;
AreaConstr;
constr_x;
solution status] = gpsoJve (Area, constr);
The optimal transistor size for the given constraints is given in Table XV,
Table XV: Optimal solution obtained! from GP for Two Stage Caseode Amplifier
__ ~'(lcode Two S/flge in T~MCo.:.!!.."mt~olo~
1.00
WI=W2(pm)
(pm)
W6,W7,W8,WI4,_W_I_5(1_'Ill_)t _
W9.WIO,WII.WI2(plll)
RI,R2(O)
Cload(pF)
CI'Utimc(s) 1.2852
93
4.3.6. J>re-Layout Simulation Result
The optimal design for the cascode two stage amplifier obtained from the solution of GP
is passed to Cadence for simulation in TSMC D.J8um technology. The two input voltage
is taken as 1V with 1800 phase difference. The simulation result is shown in Figure 35.
Figure 35: Simulation Result of Caseode Two Stage Amplifier in TSMCO./811111 technology
The obtained op amp performance is shown in Table XVI along with the target required
specification.
Table XVI: "relayont simulationl result for cascade two stage amplifier.
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The simulation result shows that the optimal design returned from GP has satisfied all
performance requirements. Compared to both two stage n-input and p-input amplifier
which were designed for a low load capacitance 1pF load with a unity gain fj'equency of
19.19 MI-lz for the n-input and 11.42 MI-lz for the p-input two stage op amp in TSMC
90nm technology, this two stage cascade ampli fier supports a much higher load (ISpF)
and still provides a very high unity gain frequency of 41.02 MI-lz and a phase margin
more than 60° (60.8So). Although the achieved gain 66.483 dB is lower than that achievcd
for the two stage P input Op Amp (PAMP) which was 69.90 dB and N input Op Amp
(NAMP) which is 69.S7 dB shown in section 1 and 2, it is still more than the targeted
required gain which is 6SdB and is compensated by the high unity gain bandwidth. So the
design obtained from GP passes the pre-Iayout simulation performance requirements.
4.3.7. Post Layout Simulation
Atler the successful pre-Iayout simulation, the next step is to verify using the post-layout
simulation. Since this amplifier is designed in TSMC 018uI11 technology, DIVA
extraction tool is used to extract the layout and do the post-layout. Thc raw schematic is
shown in Figure 36 and the corresponding, test bench is shown in Figure 37.
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--·dBZO(v('(VOUr 1rulllt ..HS ttp·1())<I:>
Figure 39: Post layout simulation result for Caswde Two Stage Amplifier in Cadence TSMC 0./8/1/11
technology. (Magenta-Solid: Post Layout Simulation, Red-Dashed-Prelayout Simulation)
The comparison between the pre and post layout simulation is given in Tablc XVII.
Table XVII: Pre and Post Layout Simulation Result for Cascode Two Stage Amplifier
From Table XVII, it is observed that the pre and post layout simulation results give very
consistent results and both satisfy the target performance requirement.
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4.4. Summary
In this chapter, three operational amplillGr topologies are synthesized with the proposed
methodology and tested in two CMOS technologies, TSMC G./8um and TSMC 9Gnm
technology. The results obtained from pre and post layout simulation for all three
topologies indicates that the optimum design found by proposed synthesis methodology
has exceeded all the performance requirements. Furthermore, the simulation results for
the designs considering all parasitics proved to be significantly better compared to the
designs without parasitics for the two stage nand p input channel op amps. Also, in all
cases the synthesis using GP took a time less than 2 seconds, which is remarkably faster
than any traditional approaches that use some evolutionary algorithms along with
commercial simulators for sizing and off-the shelf layout generator and extractor to
incorporate layout effects.
In the next chapter, two high speed analog comparators are synthesized and tested with
the proposed methodology and the result i:; shown.
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5. High Speed Comparator Design
In this chapter, two analog comparator structures are synthesized in the proposed
geometric programming based parasitic aware method. The first structure is based on the
two stage amplifier and the second structure is called the differential pair structure that
was used in the case study in chapter 2.
5.1. Two Stage Open Loop Compara1tor
Because the two stage p or n channel input op amp can have a high gain, the op amp can
be used as a comparator. The compensating capacitance which is used to ensure stability
is not needed in the comparator design because it then gives highest operational
bandwidth [27]. The structure is shown in Figure 40.
Figure 40: Two Stage Open Loop Comparator 1271.
lOO
The comparator is designed to optimize for area for the constraints below:
minimize Area
while subject to
min input difference> = IOmV
propagation delay < = SOns
5.1.1. Min Input Difference Constraint
The open loop gain determines the resolution of the comparator which a target
specification of the comparator. The higher the gain, the smaller the input different
needed between the two differential inputs to compare and get a correct compared result.
The open loop gain is given in [27] as:
Also, if the minimum resolution of the comparator is
Vin(min) = VIP - V/N
then, then relation with the open loop gain is given by,
Av(o) = VV~:(~,~~)L
In the design, the resolution ViII (Ill in) is taken to be 10mV.
(26)
(27)
The outline of GP formulation is given shown below. Here (z is used as temporary GP
variable inside GP formulation.
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AvO~(Voh-Vol) /VinMin;
GainConstr~[
The drain to source resistance is formulated using equation obtained from the loundry of
TSMC 0 18um technology.
from foundry for intrinsic Rd)<=rds2;
];
5.1.2. Propagation Delay Constraint
The propagation delay is the time it takes for the comparator to respond to an input
change and is given as a design specification. This is related to the poles of the
comparator.
The comparator has two poles which are considered during the design. The first pole is
located at the output of the first stage and the second pole is located at the output of the
second stage. The pole equations are taken from [27] which are,
(28)
and
polez = (9clS~:u~dS7) (29)
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where the total capacitance at the output of first stage, Cl is given in terms of the parasitic
intrinsic capacitances and interconnect capacitance as
and the total capacitance at the output of the second stage is
Cout = Ctoad + Cdb6 + Cab? + C;ntz
The propagation delay is related to the pole of the comparator by the following equation
in [27],
pole= tp~ (30)
Where In =1 if the two poles are considered equal for simplicity and k is defined as the
ratio of the given input difference to the minimum required input difference, that is taken
as 10 in the design.
(m*k) '0. 5) <=1;
];
The current through the output branch, h is given in terms of the pole2 as [27]
(31)
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The sink current through the input branch /5 is given as [27]
(32)
The outline oFOP model is as Follows:
Vsd6=Vdd-Voh;
Vds7=Vol-Vss;
Vsg3~Vdd-VicmPlus+Vtn;
CurConslra Lnt ~ [
(0. 5*kp*W(6) IL(6) * (Vsd6) A2) ==16;
(0. 5*kn*W(7) IL(7) * (Vds7) A2) ==17;
(Using equation from foundry for intrinsic Cgd) <~Cgd2;
Thc other gate to drain capacitances are Formulated in similar fashion.
(Using equalion from foundry for intrinsic Cgs) <=Cgs6;
The intrinsic drain to body capacitance, Ce.'h is modeled using equations of intrinsic device
capacitance. The interconnect capacitance Cell/I and C/lI] at the output node of the first and
sccond stage are modeled using the floor plan which is similar to what shown in two stage
n-input channel op amp in Figure 20. The outline of Formulation is shown below:
(Us:Lng equalion from foundry for intrinsicCdb)<=Cdb2;
(Using equation from foundry Eor intrinsic Cdb) <=Cdb4;
(Using equation from foundry:or intrinsic Cdb)<=Cdb6;
104
( (W (7) *mlActAreaCap/2+d*mlFieldAreaCap+W (6) *mlActAreaCap/2) *MetalWidth* 1
e6) <~Cint2;
(Using equation from foundry for intrinsic Cdb) <=Cdb7;
Finally all the capacitances are added to find the total output capacitance of the first stage
Cl and a constraint is put between 15 and 17 following the equation shown above.
(Cgd2+Cgd4+Cgs6+Cdb2+Cdb4+Cintl)<=Cl;
(Cload-tCdb6+Cdb7+Cint2)<=C2;
5.1.3. Input Common Mode Range Constraint
The input common mode range is governed by, [27J
VdsS,sat = Vicm,minus - VgS1 - v's (33)
Here, v." is taken as ground. The positive rCMR controls the Vsg3 by [27], whieh is the
highest input voltage the amplifier can amplify and is limited by the supply voltage and
required gate to source voltage to ensure saturation.
The gate to source voltage of MI is foundC)y,
VgS1 = Vt + ( ~/)~knWl/L1
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Here, the input positive and negative common mode is given as specification as 1.62Y
and 0.36Y. All these are formulated as below,
where, kp=ppCox, k" = p"Cox respectively
Thc othcr GP constraints like the minimum and maximum device size, transistor
symmetry etc. are added in the same manner as the two stage n-input op amp design.
5.1.4. GP solution
Finally, the solution is found by calling the GP solver
CurConstraint;
ICMRconstr;
PoleConstr;
GainConstr;
floorconstr;
AreaC-;nstr;
constr_x;
];
The optimal values obtained from GP are listed in Table XYIJI.
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Table XVIII: Optimal d,:sign for Two Stage Comparator
5.1.5. Pre-Layout Simulation Result
The comparator is tested in Cadence in TSMC O.18ul11 technology for different cases. In
the first case Vin+ is taken more than 0.3V than Vin- and the result is observed. In the
second case, Vin+ is taken to be less than O.IV than Vin-. In case 3, the minimum input
difference of 10mV is tested. In case 4, a changing piecewise linear voltage is applied to
the two inputs to see the propagation delay of the comparator.
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Case I:
For this case, Yin r is taken as 0.7Y and Vin° as OAY, so the applied input difference is
0.3Y. Figure 41 shows the response of transient simulation for this case. Although, it does
not reach the maximum supplied 1.8Y because there is a voltage drop across MOSFET,
but still it is high enough (1.35 Y) to be d(:coded as logic I.
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Figure 41: Transient Simulation Result for two stage open loop comparator with Vin+ = O.7V and
Vin- = OAV in TSMC 0./8/1111 technology
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Case 2:
For this case, the positive input Vin+ is taken as 0.3V which is lower than the applied
negative input Vilf = O.4V, so the input difference is -O.IV. As Vin+ is less than Vilf, the
expected comparator output should go to zero. Figure 42 contains the response of
transient simulation for this case. From the curve, the final settling voltage is found to be
10.42 - 10.47 nV which is decoded as logic O.
Transient Response
Figure 42: Transient Simulation Result for two stage open loop comparator with Vin+ = O.3V and
Vin- = O.4V in TSII1C 0./8/1111 technology
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Case 3:
In this case, the comparator is tested with a very small input difference which is 10mV by
taking Vin+ as 110 mV and Vin- as 100 mY. Figure 43 shows the response of transient
simulation for this case. The settling voltage is found to be 1.29 V which is logic I. So the
comparator can compare very small input difference and still ean decode to correct logic.
Figure 43: Transient Simulation Result for two stage open loop comparator with Vin+ = 110 mV and
Vin- = 100 mV in TSMC 0./8//111 technology
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Case 4:
In this case, the propagation delay, which is the time it takes for the output to respond to
an input change, is checked. Two piece wise linear voltage sources are used as inputs
with initially zero voltage. The positive input goes to 0.6V at lOOns and goes down to OV
at 200ns. The negative input rises to O.6V at 200ns and falls to OV at 300ns. The
simulation result is shown in Pigure 44.
11)0 200 300 41)0
Figure 44: Transient Simulation Result for two stage open loop comparator with PWL sources
The high settling voltage of output is 1.3SnV. The rise time is found to be 22ns and the
fall time is found to be 20ns. The propagation delay of the comparator depends on the
difference of input voltage [27] and the higher the input difference, the quicker is the
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Figure 47: Post layout transient sim ulation result for Open Loop Comparator
Thc rise time which is the same as the pl'Opagation delay as the output change from one
statc to another, is found to be 23.9ns. When thc negative is more than the positive input,
thc output drops to logic low. Thc fall timc is found to be 30ns. Both rise and fall time is
lcss than the specified propagation delay which is under SOns.
In this section, a two stage open loop comparator is designed and tested with the presence
of parasitics in TSMC D./8um technology. The simulations show the dcsign of open loop
comparator obtained by the proposed parasitic aware synthesis methodology achieves all
the performance requirements.
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In the next section, a Differential-Pair Comparator is designed and tested with the
proposed methodology considering all parasitics in TSMC 90nm technology.
lIS
5.2. Differential Pair Comparator
The structure and brief operation of Differential Pair Comparator [11] was introduced in
chapter 2 which is shown again Figure 48. This dynamic comparator is fastcr than thc
gain based comparator designed above and consumes very lil1le power as it is driven by
clock signal.
''":4~"' "~~ ".
",'~~
Figure 48: Differential Pair Comparator 1101.
This comparator is bascd on latch configuration [27]. The transistors M Iaand M 11 work
as the latch transistor. The comparator has two modes of operation. When V/ateh ! = av, the
latch is disabled and both M9 and MI2 is ON, making both positive and negative output
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voltage pre-charge to the supply voltage. When Vlolchl = 1V, it enables the latch and turns
off the transistors M9 and M 12. As the gates of M7 & M 1a. are connected to the negative
output VOI/ I', and the gates of M 11 and M8 are connected to the positive output. VOI/I I, the
MOS transistors M7 and M8 makes a positive feedback path for the latch. As both
outputs were pre-charged to supply voltage when Vlatch! = a, when Vlolchl becomes 1, they
don't instantly discharge and keep M7 and M8 still ON. Then depending on the voltages
of the positive and negative inputs, one braneh provides more resistance than another and
the positive feedback of the latch makes one output to stay at supply voltage and eauses
another output to discharge to logic a. Thl~ positive output stays high if the positive input
is more than the negative input and vice versa. A separate clock of aAv/av is used
instead of using thc samc Vlmchl with the same phase to make sure that the two tail
transistors MS and M6 works in saturation region [29] and provide a constant currcnt for
the latch. Thc comparator is designed for TSMC 90nm technology. All parasitics are
considered during formulation of the sizing constraints as they are provcd to offer bettcr
performance in pre and post layout verification from prcvious examples.
The design formulation of the comparator consists of the following GP constraints:
5.2.1. Propagation Delay Constraint
Thc Differential Pair Comparator discussed is a regenerative comparator based on latch.
The latch time constant can bc expressed as [27].
(34)
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Where COUlP and COIII,II are the total capacitances at the positive and negative output nodes.
Their expressions can be written as,
Cout,p = C/oad,P + Cdb ? + Cdb10 + C9511 + C958 + Cintp
Collt,n = C/oad,n + Cdb8 + Cdbll + C9510 + C95? + Cint11
where CII/IP and CIIIII are the intcrconnect capacitances that can be modeled in symbolic
form using the minimum size floorplan. ~he propagation delay of the latch, Iprop which is
a given as a target spccification can be written from [27] in terms of the final low and
high output voltages, Voir and Vo/as,
(35)
where ilVin is the difference between n:,e two latch output voltage before the latch is
enabled, which is always less than Voir - Vol The target maximum allowable propagation
delay is taken as Ins.
These cquations arc modeled as
uln=log ((Voh-Vol) /2/DelVi);
PropDelayConstr = [
(Using equation from foundry for intrinsic Cgs)<=Cgs7;
Similarly Cgss, Cgslo, C~s" are modeled. rhe drain to body intrinsic capacitance ofCdb7 is
modeledas,
(Using equaUon from foundry for intrinsic Cdb) <=Cdb7 ;
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Similarly, the other drain to body capacitances are modeled using the equations for
calculating intrinsic device capacitance as shown before. The two interconnect
capacitance at the positive and negative output nodes are modeled using the floOl-plan
shown in Figure 49. The thick black line for routing is taken as metal 2 and the grey line
is metal I. The minimum distance between any two transistors is d, and Width = L+2Ld,
is a variable which is the sum of transi,:tor gate length, which taken as minimum size
0.1 um and lateral diffusion of the source and drain of the transistors, Ld.
Figure 49: DiffcrcntialPairComparatornoorplan used to model interconnect parasitics
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The two interconnect capacitances are modeled as below,
The total capacitances at the two output nodes and the final propagation delay constraint
are formulated as follows,
5.2.2. Resistance Constraint
When the two clocks are at evaluative phase, the latch is enabled and dcpcnding on the
rcsistances of the two branches, the latch decides which output will stay high and which
one will go low. As the transistors M I. M2, M3 and M4 works in triode region, the
MOSFET on resistance of the two branch.~s can be written as [27],
(36)
and
(37)
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So, as W2 & W4 and W/ and W3 are considered equal, the conductance of the two branches
can be wrillen as,
where the effective overdrive voltage is
(38)
The resistances, which must be equal, for the same applied inputs voltages and reference
voltages, in order to ensure proper matching between two branches, arc found to be the
inverse of this conductance and the resistance is taken under a certain specified value Rlllox
to ensure sufficient speed. This is modeled as,
gpvar Gl Rest;
ResConstr= [
kn* (W(l) /L(l)) *Vov==Gl;
Rest*Gl==l;
Rest<=Rmax;
J;
5.2.3. Capacitance Constraints
As analyzed and identified in chapter 2, when doing the sensitivity analysis of the
Differential Pair Comparator, a capacitive mismatch between the two output nodes can
throw the comparator out of operation. Se another constraints is put so that the difference
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between the interconnect capacitances, modeled from the noorplan, is lower than a
ccrtain specified valuc. In this case the value is selected to beO.18fF. which wasobtaincd
li'om the case study in chapter 2.
gpvar tc; % temporary variable
CMaxDiff=O.12e-15;
CapConstr=[
%C8-C7<=CmaxDiff
C7+CMaxDiff<=tc;
C8<=tc;
];
5.2.4. OtherConstrllints
Here, the input NMOS W, - W6, is considered equal and the PMOS W7 - W/ 2 arc also
considered equal. Those are given in symmetric match constraint. All the devices are less
than the maximum allowable device size which is given in Device size constraint. Finally
Arca constraint is defined in terms of circuit area area and GP solver is called to obtain
the optimal result.
SymMatchConstr = [
W(l) I W(2) == 1;
W(3) IW(4) == 1;
W(7) IW(8) ==1;
W(9) IW(10)==1;
j;
DevSizeConsLr= [
w(l) IWrnax <= ];
);
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5.2.5. GP solution
GP solution is obtained by passing all the constraints to the GP solver which is shown
below.
constr= [
SymMaLchConstr;
DevSizeonsLr;
PropDelayConstr;
ResConstr;
CapConstr;
AreaConstr;
constr_x;
status] = gpso:.ve(Area,cOnSLr);
The optimal solution given by GP is listeel in Table XIX.
Tablc XIX: Optimal dcsign for Differelltial Pair Comparator obtaincd aftcr synthcsis.
DifTcrentialPairComparafor
TSMC90"m
LI.L12(J1_m)-+--.~~~_
~_.__5.0_0 _
CI'Ulimc(s) 1.15
5.2.6. Prc-Iayout Simulation
The design is tested in pre-layout simulation in TSMC 90nm technology. Figure 50 shows
the transient simulation result when Vi'" = 0.8V and V",·~O.4V. The two references
voltages are taken as 0.8V and 0.6V. As the positive input is more than the negative input
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by OAY, for the correct comparison, the positive output should stay high at the evaluate
phase and the negative output should go l::lw, which is observed in the figure.
Figure SO: Differential Pair Pre-Iayout simulation in TSMC 9011111 for Vin'=0.8V and Vin-=OAV
The pre-Iayout simulation result for VIII' =0.8Y and Vm- =OAY is shown in Table XX.
Table XX: Prelayollt simulation result for V,,:=0.8V and V;;=O.4V
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For Vin+=O.3V and Vin-=OAV, the expected result is to have the negative output staying
high and the positive output should go low which is shown in Figure 51.
Figure 51: Differential Pair Pre-Iayout simulallion in TSMC 9011111 for Vin+=O.3V and Vin-=O.4V
The pre-layout simulation result for Vin+'=O.3V and Vin-=OAV is shown in Table XXI.
Table XXI: Prelayout simulation result for V;,:=O.3V and V;,,-=O.4V
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In both cases, the settling voltage is found to be equal to the supply voltage and the
propagation delay is found to be less than 1ns which is target maximum allowable
propagation delay.
5.2.7. Post-layout simulation
The differential pair comparator structure in Cadence shown in Figure 52 is used to
generate layout using layout-XL which is shown in Figure 53. During the layout
generation, all the transistors with equal size are placed symmetrically to reduce the
layout induced effects.
Figure 52: Schematic of raw Differential Pair Comparator in TSMC 90nm technology.
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Figure 53: The generated layout from the schematic of differential pair comparator using layout-xl
and after routing using yeAR in TSMC 90nm technology.
Figure 54 shows the post layout simulation result when the positive input Vin+=O.8V and
the negative input Vin"=OAV. Table XXII contains the other results in post layout
simulation for this input condition.
Table XXII: The performance obtained from post-layout simulation in TSMC 90nm for Vin+=O.8V
and Vin"=O.4V
Differential Pair Comparator
Vin+=n.8Vand V1n'=n.4V
Propagalion Delay (Fall limeofNegaliveOulpul) 0.642ns
PosiliveOutpulOvershool 1.41 V
NegaliveOulpulOvershool 1.4018V
Settling Voltage (Positive Output) 1.2 V
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Figure 54: l)ifferentialPair Post-layout simulation in TSMC 90/1111 for Vin+=O.8V and Vin-=O.4V
Figure 55 shows the post layout simulation result when the positive input Vin+=O.3V is less than the
negative input Vin-=O.4V.
Table XXIII contains the other results in post layout simulation for this input condition.
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Figure 55: Differential Pair Post-layout sinwlation in TSMC 9011111 for Vin+=O.3V and ViJ(=OAV
Table XXIII: The performance obtained from post-layout simulation in TSMC 9011111 for Vin+=O.3V
and Vin'=OAV
14061 V
The post layout simulation for the cases when positive input is higher than negative input
and when negative input is more than positive input shows that the comparator performs
as expected with lower than the target 1ns maximum propagation delay. The Calibre
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extraction result of the layout reveals that the total output capacitance to substrate at the
positive node is 1.7521 fF and at the negative output node is 1.8786fF. So the difference is
0.12650; which is less than the value (0. I82fF) obtained in sensitivity analysis in chapter
2 that can make the comparator non-operational for the input condition. So, the
symmetrical placement of the transistors along with proper sizing using the proposed
synthesis approach based on GP, can handle the parasitic mismatch that can arise from
layout and operates correctly.
5.3. Summary
In this chapter, two analog comparators are designed with the proposed parasitic-aware
methodology by Geometric Programming. They are first tested in pre-Iayout simulation
and later tested in post-layout simulation by layout generation and extraction. Two
different technologies are used for the two comparators to show that the approach is not
limited to any certain technology. The performance obtained from the simulation
confirms that the comparator design obtained by the proposed methodology works as
expected in post layout simulation.
In the last two chapters, five analog circuits are designed and tested in the proposed
method. This ensures that the proposed methodology is adequate for analog designs that
are sensitive to layout mismatch. The synthesis time has been found to be very fast and
the designs met all the initial performance requirements that were put into consideration.
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In the next chapter, the proposed method is applied to two RF circuits in TSMC 9017111
technology and their performances are measured.
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6. RF Circuit Design
In this chapter, the proposed parasitic aware circuit synthesis methodology is applied to
two RF circuits namely a low noise amplifier (LNA) and a voltage controlled oscillator
(YeO) and their performance is simulated in TSMC 90nm technology. The design of
LNA targets several key factors like input impedance match with the son input resistance
for maximum power transfer and a sufficient gain with low noise figure, so that it can
overpower the noise at a targeted resonant frequency. Several LNA structures are shown
in [301 like the common source LNA with inductive load, common source LNA with
resistive feedback, common source LNA inductively degeneration; common gate LNA
etc. The common source LNA with indw~tive load requires a large inductor to match the
impedance for the targeted frequency range, causing a large parasitic capacitance that
degrades the performance [30]. The common source LNA with resistive feedback suffers
from a high noise figure arising from the resistance. The common gate supports a better
input match but it has a relatively higher noise figure compared to the cascode common
source LNA with inductive degeneration. Because the latter gives an acceptable gain with
low noise figure, it is selected as the design structure of the LNA.
6.1. Cascode Common Source LNA with Inductive Degeneration
The cascode common source LNA with inductive degeneration is shown in Figure 56.
The target is to attain more than ISdB gain with a noise figure less than 2dB.
Figurc 56: Cascodc Common Sourcc LNA with inductivc dcgcncration 1301.
The design constraint can be put as folloVls.
minimize Area
subject to:
Gain ~ 15 dB
Noise Figure, NF :'S 2 dB
Target frequencyJ= 5GHz
The several design constraints of the LNA design are as follows:
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6.1.1. Interconnect Constraint
The interconnect resistance Rill! shown in the Ooorplan in Figure 57, from the inductor Lg
to the gate of MI, inOuences the input side matching and the noise figure of the LNA.
Two separate optimizations are performcd for the target specification of thc L A. In the
first case, the minimum allowable width of interconnect is taken and Rill! is calculated.
This is used during simulation to observe the cffect of using minimum width interconnect
on the circuit performance. In the next case, the interconnect resistance is optimized by
controlling the maximum allowable interconnect capacitance and resistance Rill! by
optimizing the interconnect width, MelalWidlh. This optimized interconnect resistance is
also passed to the input matching constraint to give parasitic aware synthesis. The
advantage of optimizing the interconnect width is also observed during simulation.
The interconnect constraint is formulated as follows:
gpvar Rint Cint;
InterconnectConstr=[
MetalWidth<=MaxWidth;
MinWidth<=MetalWidth;
(MetalWidth*MetalThick) ==MetalArea;
(IntLeng h*le6*rho/MetalAre3)==Rint;
MetalWid h* InlLength* le6*ml fieldAreaCap==Cint;
Cint<=CintMax;
Rint<=RintMax;
];
134
6.1.2. Resistance Constraint
The first target of the L A design is to match the source resistance which is usually taken
as 50 0. As mentioned earlier, two separate designs were performed of this LNA, the first
design doesn't consider the parasitics during input matching and the next design takes
into account the parasities. For the first case, the input impedance is matched with only
the source resistance which is 50 0. But as there are several parasitic resistances like
parasitic gate resistance, Re; present at the gate of the input transistor M I, parasitic series
resistance of the gate inductor Le that is denoted as RLG and also an interconnect
resistance Rim from the gate inductor Le; to the gate of M 1, they are added to the source
resistance for input impedance match in the second case, resulting in a parasitic aware
synthesis. The gate resistance Re; is modeled with the model equation obtained from
TSMC 9011111. The interconnect length determined using the floorplan shown in Figure 57
and calculated using the unit resistance ayailable from the technology files.
ResConslr~ [
(W/nr)==wr; %nr=no of finger used
(Using equation (ram foundry for intrinsjc Rg)<=Rg;
(Lg+Ls)<=LgPlusLs;
(wO*Lg/Q)==RLg;
(RsourcerRgrlhnt-IRLg)<=Rs;
];
FigureS?: Floorplan for LNA to estimate parasitics
6.1.3. Matching Constraint
The cut off frequency of the LNA is given in [311 which is taken as gp variable,
The optimal quality factor oflhe gate inductor, Q is found by [32],
Q=M
where. p =~ and 0 = 4, Y = 2, a=0.9
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(39)
(40)
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The equation for the gate inductor is found from [31], where Wo is the targeted resonant
frcqucncywhichisSGl-lz
The gate to source capacitance of the MOS in terms offrequency is found by [32],
Cgs = W5(L:+L
s
) (42)
I\lso, thc gate to source capacitance with respect to transistor size is found by [33] ,
(43)
where Wand LIIIIII are the width and minimum length of the transistor respectively. All
these constraints are modeled as RFconstr in GP as follows:
Rrconslr~[
(Rs/Ls)==wT;
((delta*alpha A2) / (5*gamma)) ~~p;
p*tmp(l)==l;
(l+tmp(1) )<=tmp(2);
tmp(2) AO. 5== L;
(( L*Rs) /wO)==(LgPlusLs);% The optimal quality factor QL
The inductor Ls is taken between a range ofO.3nl-l and 1nl-l and put as inductor constraint.
1'0 increase gain, the drain inductor is taken as at least 5 times of the source degenerative
inductor. A lower and upper limit of Ld is also put so that it is pickcd inside a ccrtain
range of 1-2nl-l.
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IndConstr=[
Ls<~Lsmax;
Ld<=LdMax;
I;
6.1.4. Gain Constraint
The gain of the source degenerated LNA is given in [30] by the following equation
Vout _ wT Rp
Vsource - 2wO Rs
(44)
where Rp is the parallel model of the series loss resistance of the drain inductor. The
values of the series and parallel loss resistance are found from [34] [351 respectively,
whereQF. isthequalityfactorofthedraininductor.
Rseries = ~O~d
];
(45)
(46)
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6.1.5. Noise Figure Constraint
The equation to predict the noise figure i~ found from [301 given by,
which is modeledas,
I;
6.1.6. GPsolution
(47)
Finally all the constraints are passed to the GP solver and the optimal design parameters
for the LNA is obtained.
constr=[
InterconnectConstr;
IndConslr;
ResCons r
RFconstr;
GainConstr;
NoiseConstr;
];
[min Area solution status] ~ gpsolve (Area, conslr);
assign(solulion) ;
The values of the design variables for the two cases are given in Table XXIV. The first
column lists the design that doesn't consider the parasitic effeets during optimization and
the second column is the optimal design from GP considering the parasitics.
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Table XXIV: Optimal Design found by proposed methodology for the Source Degenerated L A
6.1.7. Simulation Result
Both the design in simulated in T8MC 9011111 technology. The value of the coupling
capacitance Cc is taken as 260n~ so that it gives resonance at the output node at the
targeted frequency of 5GHz. Figure 58 shows the simulation result for the first case
where the gate inductor parasitic resistance and interconnect resistance were not
considered. In the figure, 821, 811, 822 and the NF are shown in dB in terms of
frequency. From the simulated result, the gain is found to be 15.6 dB which is above the
required gain of 15dB. But the noise figure is found to be 2.62dB at 5GHz, which is more
than the acceptable noise figure given at L1e specification. Both 811 and 822 arc found to
be less than OdB, so the LNA is stable according to Stern Stability Criterion [30].
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Figure 58: Simulation result orcs inductively degenerate LNA design without considering parasitics.
(Red-solid: S21 (gain), Blue-dashed: 'IF, Green-dot dash: SII, Pink-dotted: S22)
So even though, the LNA design obtained without interconnects parasitics satisfies some
of the performance requirements, the noise is found to be higher than desired.
Next, the design obtained with interconnect parasities considered is simulated similarly in
TSMC 90nm technology and the result is shown in Figure 59.
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Figure 59: Simulation result ores inductively degenerate LNA design with considering parasitics.
(Red-solid: 521 (gain), Blue-dashed: ~F, Green-dot dash: 511, Pink-dotted: 522)
In this case the gain (S2!) is found to be 17.78dB, whieh is higher than the required 15dB
and also higher than that of the design without considering parasitics. The noise figure is
found to be 1.99dB which is less than the required 2dB specification. The SI I and S22 are
found to be less than OdB, which ensures the stability of the amplifier.
The comparison of S21 parameters between the designs with and without considering
parasitics is shown in Figure 60. In the figure the red (solid) is the design with parasitics
considered and the blue (dashed) is the design without parasitics considered. From the
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figure, it is noticed that incorporating parasitics to the formulation gives a bctter gain
(S2/) with still an acceptable noise figure from specification.
Figure 60: Gain Comparison of Source Degl:neraled LNA design with and without considering
parasities. (Solid-Red: With parasities, Dashed-Blue: Without parasities)
The comparison of the results in two case~. is shown in Table XXV.
Table XXV: Comparison of CS LNA Design with and withoul considering parasities
From the comparison, thc design with parasitics considercd provides beller gain of
17.78dB comparcd to the design without parasitics which gave 15.603dB, though both
satisfy the requirement. Thc SI] and S22 which are the rcOcction cocfficicnts are Icss
than 0 in both cases; therefore according LO Stern Stability Criterion [30], both LNi\ arc
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unconditionally stable. The noise figure of the design with considering parasitics satisfies
the performance requirements and significantly better than the one without parasitics
considered.
Therefore, after applying the proposed method in RP LNA, it can be concluded that the
proposed parasitic aware method is applicable to optimize high frequency RF circuits in
the same manner as the analog circuits optimized in the previous chapters. Furthermore,
adding parasitics and optimizing interconnect simultaneously to the LNA design provides
a significantly better result in terms of gain and noise performance.
In the next section, one more RF circuit. a cross coupled Le oscillator is designed and
simulated in TSMC 90nm technology.
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6.2. Cross Coupled LC Oscillator
In this section a cross coupled oscillator l36] is designed using the proposed methodology
shown in Figure 61.
1::10• 0
Figure 61: Cross Coupled LC Oscillator 1361.
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The LC oscillator is considered to have two cross coupled NMOS transistors, an inductor
L, a branch with variable capacitors, Cvar and 2B number of switched capacitors where 13
istakenas2. The branches of the switched capacitor are controlled by binary signals and
shown as switches SH'O to S..,J. These branches are used to coarse tune the oscillator [36]
by the capacitances Cb(} to ChJ. The variable capacitor is used to fine tune the oscillator.
The design objectives of the oscillator are:
minimize Area
while subject to:
Centre frequencyJ= 5GHz
Tuning Range = ± 10%
Phase Noise :s - 11 OdBc/Hz at pha,;e noise offset frequency of 600 Kl-lz
rhe GP design constraints for the LC oscillator are as follows:
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6.2.1. Transistor Constraint
The transistors have to compensate the parasitic loss of the inductor and branch capacitors
and provide a negative resistance to make up the loss. The condition given in 1301 to
compensate the loss is
(48)
where Rp is parallel parasitic resistance of the induelor obtained from induclor model.
Theequalion is obtained from 135] as
and Rsenes is obtained from 134] in terms of quality factor. Q
Rseries = wo~cL
To make sure the transistors now enough current to compensate the loss, the gillRp is
taken more than 6 times. Also. the minimum and maximum allowable transistor size is
also included as constraint. The transistor length is taken as O.llllll which is the minimum
in TSMC 90nm technology. The design is started by picking a suitable value of the
induetor for the target technology. All these are formulated in GP as follows:
];
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gm*Rp==tmp;
6/tmp<=1;
];
6.2.2. Oscillation Constraint
The equation to obtain the oscillating frequency is taken ri'om 130] as
(49)
where CII/I is the total interconnect parasitic capacitances in the positive and negative
output node and Cd is the total branch capacitance added for oscillation. The other device
capacitances C~S, Clb, Cgd are modeled as the equations obtained from the TSMC 90nm
technology file. The Cload is taken as 200n: in the specification.
As the tuning range is considered to be ± 10%, three separate capacitances CIA/a.\". Cd, CIAIII/
are calculated as the highest, minimum and lowest capacitance to oscillate atIMin = 4.5
Gl-lz,f=5GI-lz andjMax=5.5GHz frequency respectively. A higher capacitance results in a
lower oscillating frequency as can be seen from the equation. These give the range orthe
branch capacitance required to obtain tuning throughout the whole range.
The design is done with the width of interconnects are put as an optimization variablc to
give rise to parasitic aware synthesis. The reason for this is, if the interconnect width is
smaller, the interconnect capacitance is reduced but the interconnect resistance is
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increased. So, if the interconnect width is modeled as GP target variable and a balance is
found between the total interconnect capacitance and resistance so that both are under an
acceptable maximum specified value, that would ensure the best performance tor the Le
cross coupled oscillator in terms of oscillating frequency and phase noise. The maximum
acceptable interconnect capacitance is put as 30jF and the maximum allowed resistance is
put as SQ.
The GP formulation is as follows:
Cint<~CintMax;
Rint<=RintMax;
];
OscConstr~[
(Using equation from foundry for intrinsic CgsI <=Cgs;
(Using equation from foundry for intrinsic Cgd) <=Cgd;
(Using equation from foundry for intrinsic Cdb) <~Cdb;
];
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6.2.3. Phase Noise Constraint
A constraint is set to make the phase noise of the Le oscillator less than a maximum
allowed phase noise, PNII/(/x . This value is taken to be less than -11 OdBc/Hz.
The phase noise can bewritlen from [36] as
PN = 16rr2f~;rC,2IV;}SC (~:;~':;s + 0.5 * 4i<TY9m) (50)
where 102ft is the offset frequency of phase noise taken as 600KHz, e,l is the total
capacitance parallel with the loop inductor L, and f is the centre frequency. The GP
formulation is done in the following way
6.2.4. GP Solution
Finally gpsolve is used to obtain the solution of this design problem
constr=[
indConstr;
tranConstr;
OscConstr;
PhaseNoiseConstr
AreaConstr;
];
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[min area solution stalus] = gpsol';e(Area, constr);
assign(solution) ;
The solution from GP is shown in Table XXVI
Table XXVI: Design Variables obtain.ed from GP for cross coupled Le oscillator
Because there are four branches of parallel capacitor with switch, and the lowest and
highest capacitance is between the range of lOOjF to sOQfF, the values of the branch
capacitor CbO to Cb] are taken as 5QfF, 100jF, I5QfF, 200fF respectively. The variable
capacitance Cmr is used as I7l11oscap which is available in TSMC90,jlibrary for using as
varaetor. The value of the length and wic.th of the varactor is taken as 2um and s.sum
respectively which gives the varactor range as I02.s9jF (at OV) and 160.99fF (at full
voltage). As two varactors are in series, the total contribution lies between sOfF - 8QfF
which is used to fine tune the oscillating frequency. Using the combination of switches of
parallel capacitors and the tuning voltage of the varactor, the obtainable range of
capacitance is from sOfF (all switches open, Vllme = OV) - s80fF (all switches closed, Vlllne
= 1.2V).
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6.2.5. Simulation Result
The simulated result in TSMC 90nm is shown in Table XXVII. From the table, it is seen
that for a value of switched capacitance of 200fF and a varactor capacitance of 51.29fF,
the total capacitance is 251.29fF and the oscillating frequency if 5GHz which is the target
frequency. This capacitance is close to what was obtained from GP as Cd which was
256. I7jF. For other combinations, the oscillating frequency can be obtained from 4.2GHz
to 5.8 GHz which more than the ±IO% tuning ranges. The total power consumption for
the current It",s = 2.2mA, is 2.64mW.
Table XXVII: Simulation result for different capacitances ofthc cross coupled Le oscillator
Cb (IF) CVlIrl2(tF)
o
- ~o~·~~------f---+----------
351.29 4.H
I----·--------~--+------t-~--~~ ~-----
401.29 4.6
400 0 51.29
-45-0-----o~'5u9-----+-----t---------1
8054 580.54
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Figure 62 shows the result for the total capacitance of 25 1.29jF that gives the oscillating
frequency of 5GHz which is very close to the result 256.l7jF that was initially obtained
by synthesis with interconnectoptimizatil)n.
; !
c-rfL W~-
3.0 4.0
XO(E9l
Figure 62: Simulation Result for approximated total capacitance of 251.29fF for Le oscillator in
TSMC90111ll.
The corresponding phase noise curve is obtained from pss and pnoise simulation shown
in Figure 63.At 600 KI-Iz, the phase noise is found to be -121.6 dBc/Hz, which is less than
the required maximum specified phase noise of -11 0 dBc/Hz.
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Figure 63: J'hasc noise at 600KHz for appro~. total capacitance of 2SI.29fF for Le Oscillator in
TSMC 9011111 technology that yields oscillation SGHz.
So the designcd cross coupled LC oscillator obtained by the proposed methodology
attains all the performance requirements, tuning range and phase noise requirements.
6.3. Summary
In this chapter, two RP circuits, a source degenerated LNA and a cross coupled LC
oscillator are designed and tested using the proposed methodology based on Geomctric
Programming. In both cascs, the obtained solution satisfied all the performancc
requirements. The solution time is also found to be very low. So it can be concludcd that,
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the proposed methodology can be successfully applied to optimizing RF circuits as well
as the analog circuits as shown in previous chapters.
Since using the traditional approaches that use commercial simulators and generating
actual layout and extraction using off-the shelf extractor might take a long time to
converge depending on multiple runs, it is convenient to have a fast parasitic aware
method that can simultaneously estimate the parasitics and give a solution in quick time.
Prom the two RF design examples shown above, this parasitic aware synthesis method
ean serve that purpose and provide a solution inquiek time.
The next chapter provides the conclusion and future scope of this work.
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7. Conclusions and Future Work
In this thesis. a fast parasitic aware circuit synthesis methodology for high performance
Analog and RF circuits is proposed and testcd. The proposed method utilizes a convex
optimization problcm called Geometric Programming by modeling the circuit
performance constraints and parasitic contribution and provides a global solution. The
methodology is applied to five analog circuit including three Operational Amplifiers and
two Analog Comparators and two RF circuit which includes RF Low Noise Amplilier
and a Cross Coupled LC Oscillator. The obtained result is simulated in both Pre and Post
Layout Condition and the results show the efficacy of the proposed methodology.
7.1. Contribution of the Thesis
The contribution of the thesis is listed below:
• The Thesis introduces a high speed parasitic aware method which is not dependent
on initial conditions and provides a global solution in very quick time. The
method does not use any off-the shelf simulator inside the optimization phase and
uses a very fast and efficient GP Solver.
• At the beginning, the thesis performs a sensitivity analysis on dynamic comparator
structures and emphasizes on the importance of parasitic aware synthesis
methodology (Chapter 2).
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• Some initial setup work includes working with CMC to identify and fix errors to
run transistor level simulation in STM 90nm and 7SMC 90nm technology and
create tutorials for them. Those are added in the Appendix. Furthermore, the
parasitics extraction process using Calibre in TSMC 90l71n is also formulated and
presented as well.
• The thesis proposes a fast para,:itic-aware synthesis methodology that can be
applied to both Analog and RI" circuit synthesis, as a convex optimization
problem using Geometric Programming. The thesis implements the design of a
two stage N-input Op Amp using Geometric Programming and introduces a
simultaneous floorplan design ancl adding parasitic components inside the circuit
synthesis phase (Section 4.1). It adds the parasitics by modcling the dcvicc
parasitics from respective technolJgies e.g. TSMC 0.18ul/'I and TSMC 90nll1 and
creates symbolic intcrconnect parasitics model be gencrating a minimum sizcd
floorplan with matching constraints. These parasitics models are then addcd to
pcrformance constraints and results in a parasitic aware synthesis. The thesis also
designs the same problem without considering the interconnect parasitics and by
comparing both results, the optimization that is obtained with considering all
parasitic effects using the proposed mcthodology is found to providc much bettcr
performancercsult.
• The proposed parasitic aware methodology is then applied on two other high
performance analog amplifiers (Section 4.2, 4.3), two analog comparators
(Chapter 5) and two RF circuits (Chapter 6). A total of seven analog and RF
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circuits are modeled and optimized with the proposed parasitic aware synthesis.
The designs are tested in pre·layout Cadence simulation and a noticeable
improvement is found in all cases when parasitics are considered.
• The optimal designs obtained for the Analog Circuits are then used to generate
layout by Layout-XL. The layout are extracted and post-layout simulation is
performed which show fairly consistent result between the post-layout and the
pre-Iayout simulation. This verifies the accuracy of the implemented parasitics
modeling proposed in this thesis.
7.2. Future Scope of This Work
Future scope of this work includes testing this methodology on other Analog and RF
circuits. A library can be created with all the building blocks of Analog and RF system
and the whole system can be designed in fairly quick time using this fast parasitic aware
synthesis approach. The approach can also be used as an excellent starting point for other
evolutionary based approaches whose performance relies greatly on the initial starting
point. As any methodology that uses commercial simulator and layout generator and
extractor is CPU intensive, it will be great]y beneficial to start from a point which is close
to the solution space and fine tune the solJtion. Compared to other approaches that use a
pre-generated look up table and extrapolates the valucs for parasitic estimation, this
method uses a very accurate intrinsic device parasitics equations available from foundry
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for symbolic modeling and in the same way, can easily incorporate fringe capacitances
model ifit becomes available.
7.3. List of Publications
Three publications have been made from the partial portion (up to Chapter 4.2) given in
this thesis. They are
[I] Abdullah AI Iftekhar Ahmed and Lihong Zhang, "A Fast Parasitic Aware Synthesis
Method of High Performance Analog Circuits," in IEEE Inlernalional Symposium on
Circuils and Syslems (lSCAS), 2012.
121 Abdullah Al lliekhar Ahmed and Lihong Zhang, " Sensitivity Analysis of Layout
Parasitics, Circuit Sizing and Topology Variance on Analog Circuits," in Ihe Twemielh
Annual Newfoundland Eleclrical and Compuler Engineering Conference (NECEC), 2011.
[3] Abdullah Al Iftekhar Ahmed and Lihong Zhang," Dynamic Comparators and
Parasitics," in Ihe Nineleenlh Annual Newfoundland Eleclrical and Compuler
Engineering Conference (NECEC) 2010.
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Appendices
Appendix A
Tutorial for Running Transistor Level Simulation in Cadence for STM 90nm
Technology
This tutorial is for the two Solaris servers Pan/her and Jaguar in the university. For new
linux servers, please contact system administrator for updated license and file locations.
I. Login to Panther
2. Create a new directory.
3. Make sure you don't have .cdsinit in your home directory
4. Copy cds.lib from /nfs/CMC/mnt/kits/cmos90nm.3.0/CMCdir in the new directory
(If this file has been relocated to a new directory in some other server, contact
system administrator)
5. Type s/ar/Cds -/ cmos90nm in the terminal.
6. Your script will fail.
7. Now, logout from panther and login to Jaguar and go to your newly made
directory.
8. Run the s/ar/Cd.\· script again. It will be successful this time.
9. Create your schematic e.g. if you want an inverter, use nlv/ and plv/ 101' NMOS
and PMOS transistors from cmos90nm library.
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10. Open Analog Environment
11. Setup your simulations (DC, AC, transient, etc.). For transient analysis, select
analysis->choose->tran and give stop time.
12. Go Tools->Setup Corners
13. Under 'Corners' select TT, under 'Library' select DK
14. Click on 'Save Model File' button
15. Netlistand Run
16. lfeverything is successful, you will get the simulation result.
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Appendix B
Tutorial for Running Transistor Level Simulation in TSMC 90,,/11 Technology
I. In .cshrc at your home directory use cadence 2009. if it is setup as 2007 (in Pal71her).
2. Create a new directory.
3. Execute the following commands. More detailed instructions can be found in the pdk
usage guide.
cp <pdk_install_direcotry>/display.drf.
In -s <pdkjnstall_directory>/models.
In -s <pdkjnstall_directory>/stream .
cp -f <pdk_install_directory>/assl:ra_tech.lib.
In -s <pdk_install_directory>/Assura.
In -s <pdk_install_directory>ICalibre.
In pan/her, <pdkjnstall_directory> is located at the following directory
/C!vIC/ki/s//sll1cjOnll1/CRN90G/7'-N90J~M_SP_OI3_KJ_VI.OAIFor Cad/wnss (/inux
serveJ), find the similar directory.
4. Create a cds.lib and add the following line
5. Execute icfb&, it will open Cadence.
6. Draw the schematic of your circuit.
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7. Open tools> analog environment
8. Set transient analysis, select outputs to be plolled and run the simulation (you don"t
need to change the simulator like in O. J81'111, the spec/re is selected by default)
9. The transient response will be shown alter simulation.
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Appendix C
Running Calibre Design Rule Check (DRC) and Parasitic Extraction (PEX) for
TSMC90nm Technology
Calibre DRC:
I. In your directory run, (Pan/her)
sourcc/CMC/scripts/setenv.calibre.csh
2. Open Cadence
3. In CfW window type
load("se/upCalibre. il ")
se/upRVEO
If you just created symbolic link, and Sl'IupCalibre.il is not in your directory you will
have to copy it from /n(s/CMUmn///ools/men/or/calibre jU09. -1_3 I. 27/CMCdir
(Again, contact system administrator, if they are relocated in the new servers).
3.0rawthelayout.
4. Open Calibre->ORC
5. At the rules tab, select both the rule file in your directory /Calibre/drc
6. Set the TOPCELLNAME as your layollt name
7. Click Run ORC, you will see ORC summary report.
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Parasitic Extraction from Layout (Calibre PEX):
I. In your directory run,
source/CMC/scripts/setenv.calibre.csh
2. Open Cadence
3. Copy "calibre.rcx" filc from ../Calibre/rcx/ to your home directory and tsmc90nll1
dircctory. Also copy the 'rules' file.
Edit the 'calibre.rcx' as following:
LA YOUT PlUMARY "!ayou//es/"
LAYOUT PATH "!ayoullesl.gds"
LA YOUT SYSTEM CDS!!
IILAYOUT PATH "!ayoUl.l1e/"
IILA YOUT SYSTEM SPICE
IISOURCE PRIMARY "Is a!!cell/vs"
IISOURCE PATH "IS a!iZell/vs.cd!"
IISOURCE SYSTEM SPICE
4. In C[W window type
10ad("sctupCalibre.il")
selllpRVE()
5. To extract capacitance on some ll1etallines, create shape pin on thosc Il1ctallincs in the
following way:
a. Select layer M I (pin) in LSW window
b. [n Virtuoso select Create-> Pin
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c. In the opened form, select shape pin
d. Draw rectangle for pin and add a terminal name
6. Create label using the same layer in LSW window with its origin over the pin shape.
As an example, some metal lines are shown with their labels.
Figure: Metal lines for Capacitance Extraction
7. Open Calibre->PEX
8. In the rules tab, select the edited 'calibre.rcx' file and click load.
9. Run start PEX
10. When it finishes, click start RVE to view the capacitance.
Figure: Extracted Capacitance in Calibre RYE
Extracting resistance:
To find resistance of an interconnect, add two ports across metalline in the following
way:
1. Select the appropriate pin layer (e.g. Ml (pin)) in LSW.
2. In Virtuoso window select Create->Pin.
3. In create pin form select shape pin (not symbolic, which is the default) and enter a
terminal name in the form.
4. Draw the two corners of the pin on your metalline.
5. In Virtuoso select Create> Label, and again use the terminal name you specified
6. Repeat for your second pin.
Figure: Metal lines for Resistance Extraction
After running Calibre PEX, click the start RVE to view the extracted resistances.
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Figure: Extracted Resistance in Calibre RYE
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